Busch, Brett W. (Boise, ID, US)
Fishburn, Fred D. (Boise, ID, US)
Rominger, James (Boise, ID, US)

Plaque It! Sponsored by: Flash of Genius

11/646051

08/19/2008

12/26/2006

Images are available in PDF form when logged in. To view PDFs, Login  or  Create Account (Free!)

Click for automatic bibliography generation

Micron Technology, Inc. (Boise, ID, US)

438/296

257/E21.648, 438/253

H01L21/8242

438/238, 438/381, 257/E21.648, 438/253-256, 438/396-399

4517729	Method for fabricating MOS device with self-aligned contacts	May, 1985	Batra
5236860	Lateral extension stacked capacitor	August, 1993	Fazan et al.
5340763	Multi-pin stacked capacitor utilizing micro villus patterning in a container cell and method to fabricate same	August, 1994	Dennison
5401681	Method of forming a bit line over capacitor array of memory cells	March, 1995	Dennison
5467305	Three-dimensional direct-write EEPROM arrays and fabrication methods	November, 1995	Bertin et al.
5498562	Semiconductor processing methods of forming stacked capacitors	March, 1996	Dennison et al.
5532089	Simplified fabrication methods for rim phase-shift masks	July, 1996	Adair et al.
5604696	Stacked capacitor type semiconductor memory device with good flatness characteristics	February, 1997	Takaishi
5605857	Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells	February, 1997	Jost et al.
5652164	Semiconductor processing methods of forming stacked capacitors	July, 1997	Dennison et al.
5654222	Method for forming a capacitor with electrically interconnected construction	August, 1997	Sandhu et al.
5686747	Integrated circuits comprising interconnecting plugs	November, 1997	Jost et al.
5702990	Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells	December, 1997	Jost et al.
5705838	Array of bit line over capacitor array of memory cells	January, 1998	Jost et al.
5767561	Integrated circuit device with isolated circuit elements	June, 1998	Frei et al.
5821140	Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells	October, 1998	Jost et al.
5869382	Structure of capacitor for dynamic random access memory and method of manufacturing thereof	February, 1999	Kubota
5900660	Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory calls	May, 1999	Jost et al.
5955758	Method of forming a capacitor plate and a capacitor incorporating same	September, 1999	Sandhu et al.
5981350	Method for forming high capacitance memory cells	November, 1999	Geusic et al.
5990021	Integrated circuit having self-aligned CVD-tungsten/titanium contact plugs strapped with metal interconnect and method of manufacture	November, 1999	Prall et al.
6037212	Method of fabricating a semiconductor memory cell having a tree-type capacitor	March, 2000	Chao
6037218	Semiconductor processing methods of forming stacked capacitors	March, 2000	Dennison et al.
6059553	Integrated circuit dielectrics	May, 2000	Jin et al.
6090700	Metallization method for forming interconnects in an integrated circuit	July, 2000	Tseng
6108191	Multilayer capacitor with high specific capacitance and production process therefor	August, 2000	Bruchhaus et al.
6110774	Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells	August, 2000	Jost et al.
6133620	Semiconductor device and process for fabricating the same	October, 2000	Uochi
6180450	Semiconductor processing methods of forming stacked capacitors	January, 2001	Dennison
6204143	Method of forming high aspect ratio structures for semiconductor devices	March, 2001	Roberts et al.
6204178	Nucleation and deposition of PT films using ultraviolet irradiation	March, 2001	Marsh
6258650	Method for manufacturing semiconductor memory device	July, 2001	Sunouchi
6274497	Copper damascene manufacturing process	August, 2001	Lou
6303518	Methods to improve chemical vapor deposited fluorosilicate glass (FSG) film adhesion to metal barrier or etch stop/diffusion barrier layers	October, 2001	Tian et al.
6303956	Conductive container structures having a dielectric cap	October, 2001	Sandhu et al.
6323528	Semiconductor device	November, 2001	Yamazaki et al.
6331461	Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry	December, 2001	Juengling
6372554	Semiconductor integrated circuit device and method for production of the same	April, 2002	Kawakita et al.
6383861	Method of fabricating a dual gate dielectric	May, 2002	Gonzalez et al.
6399490	Highly conformal titanium nitride deposition process for high aspect ratio structures	June, 2002	Jammy et al.
6403442	Methods of forming capacitors and resultant capacitor structures	June, 2002	Reinberg
6432472	Method of making semiconductor supercapacitor system and articles produced therefrom	August, 2002	Farrell et al.
6458653	Method for forming lower electrode of cylinder-shaped capacitor preventing twin bit failure	October, 2002	Jang
6458925	Peptide antagonists of zonulin and methods for use of the same	October, 2002	Fasano
6459138	Capacitor structures	October, 2002	Reinberg
6617222	Selective hemispherical silicon grain (HSG) conversion inhibitor for use during the manufacture of a semiconductor device	September, 2003	Coursey
6645869	Etching back process to improve topographic planarization of a polysilicon layer	November, 2003	Chu et al.
6656748	FeRAM capacitor post stack etch clean/repair	December, 2003	Hall et al.
6667502	Structurally-stabilized capacitors and method of making of same	December, 2003	Agarwal et al.
6673693	Method for forming a trench in a semiconductor substrate	January, 2004	Kirchhoff
6709978	Method for forming integrated circuits using high aspect ratio vias through a semiconductor wafer	March, 2004	Geusic et al.
6720232	Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure	April, 2004	Tu et al.
6767789	Method for interconnection between transfer devices and storage capacitors in memory cells and device formed thereby	July, 2004	Bronner et al.
6784112	Method for surface treatment of silicon based substrate	August, 2004	Arita et al.
6812513	Method and structure for high capacitance memory cells	November, 2004	Geusic et al.
6822261	Semiconductor device and method for forming the same	November, 2004	Yamazaki et al.
6844230	Methods of forming capacitors and resultant capacitor structures	January, 2005	Reinberg
6849496	DRAM with vertical transistor and trench capacitor memory cells and method of fabrication	February, 2005	Jaiprakash et al.
6897109	Methods of manufacturing integrated circuit devices having contact holes using multiple insulating layers	May, 2005	Jin et al.
6927122	Method and structure for high capacitance memory cells	August, 2005	Geusic et al.
6930640	Dual frequency band inverted-F antenna	August, 2005	Chung et al.
7042040	Semiconductor device and method for manufacturing the same	May, 2006	Horiguchi
7064365	Ferroelectric capacitors including a seed conductive film	June, 2006	An et al.
7073969	Method for fabricating a photomask for an integrated circuit and corresponding photomask	July, 2006	Kamm
7074669	Semiconductor integrated circuit device with capacitor of crown structure and method of manufacturing the same	July, 2006	Iijima et al.
7081384	Method of forming a silicon dioxide layer	July, 2006	Birner et al.
7084451	Circuits with a trench capacitor having micro-roughened semiconductor surfaces	August, 2006	Forbes et al.
7125781	Methods of forming capacitor devices	October, 2006	Manning et al.
7160788	Methods of forming integrated circuits	January, 2007	Sandhu et al.
7179706	Permeable capacitor electrode	February, 2007	Patraw et al.
7199005	Methods of forming pluralities of capacitors	April, 2007	Sandhu et al.
7202127	Methods of forming a plurality of capacitors	April, 2007	Busch et al.	438/253
20010012223	Semiconductor memory device and manufacturing method thereof which make it possible to improve reliability of cell-capacitor and also to simplify the manufacturing processes	August, 2001	Kohyama
20010026974	Methods of forming capacitors and resultant capacitor structures	October, 2001	Reinberg
20020022339	Method for forming an insulator having a low dielectric constant on a semiconductor substrate	February, 2002	Kirchhoff
20020030221	Conductive container structures having a dielectric cap	March, 2002	Sandhu et al.
20020039826	Methods of forming capacitors and resultant capacitor structures	April, 2002	Reinberg
20020086479	Methods of forming capacitors and resultant capacitor structures	July, 2002	Reinberg
20020090779	METHOD FOR FORMING LOWER ELECTRODE OF CYLINDER-SHAPED CAPACITOR PREVENTING TWIN BIT FAILURE	July, 2002	Jang
20020098654	Method of forming a contact structure and a container capacitor structure	July, 2002	Durcan et al.
20020153589	CONTACT STRUCTURE WITH A LOWER INTERCONNECTION HAVING T-SHAPED PORTION IN CROSS SECTION AND METHOD FOR FORMING THE SAME	October, 2002	Oh
20020153614	Semiconductor storage device and method for fabricating the same	October, 2002	Ema et al.
20020163026	Capacitor and method of manufacturing the same	November, 2002	Park
20030153146	Methods for forming capacitors of semiconductor devices	August, 2003	Won et al.
20030178684	Semiconductor device and method for fabricating the same	September, 2003	Nakamura
20030190782	Method of fabricating a capacitor of a semiconductor device	October, 2003	Ko et al.
20030227044	Multi-layer integrated circuit capacitor electrodes and methods of manufacturing the same	December, 2003	Park
20040018679	Storage electrode of a semiconductor memory device and method for fabricating the same	January, 2004	Yu et al.
20040056295	Structurally-stabilized capacitors and method of making of same	March, 2004	Agarwal et al.
20040188738	Nanotube semiconductor devices and methods for making the same	September, 2004	Farnworth et al.
20050051822	Support for vertically oriented capacitors during the formation of a semiconductor device	March, 2005	Manning
20050054159	Semiconductor constructions, and methods of forming capacitor devices	March, 2005	Manning et al.
20050158949	Semiconductor devices	July, 2005	Manning
20050287780	Semiconductor constructions	December, 2005	Manning et al.
20060014344	Methods of forming semiconductor structures and capacitor devices	January, 2006	Manning
20060024958	HSQ/SOG dry strip process	February, 2006	Ali
20060046420	Methods of forming a plurality of capacitors	March, 2006	Manning
20060051918	Methods of forming a plurality of capacitors	March, 2006	Busch et al.
20060063344	Methods of forming a plurality of capacitor devices	March, 2006	Manning et al.
20060063345	Methods of forming plurality of capacitor devices	March, 2006	Manning et al.
20060115951	Capacitor having an anodic metal oxide substrate	June, 2006	Mosley
20060121672	Methods of forming pluralities of capacitors, and integrated circuitry	June, 2006	Basceri et al.
20060186451	Memory device for storing electric charge, and method for fabricating it	August, 2006	Dusberg et al.
20060211211	Methods of forming pluralities of capacitors	September, 2006	Sandhu et al.
20060261440	Methods of forming a plurality of capacitors, and integrated circuitry comprising a pair of capacitors	November, 2006	Manning
20060263968	Methods of forming pluralities of capacitors	November, 2006	Manning
20070032014	METHODS OF FORMING PLURALITIES OF CAPACITORS	February, 2007	Sandhu et al.
20070048976	Methods of forming semiconductor constructions and capacitors	March, 2007	Raghu
20070099328	SEMICONDUCTOR DEVICE AND INTERCONNECT STRUCTURE AND THEIR RESPECTIVE FABRICATING METHODS	March, 2007	Chiang et al.
20070145009	Etch Compositions and Methods of Processing a Substrate	June, 2007	Fucsko et al.

DE4447804	January, 2002
KR20010061020	July, 2001
KR20010114003	December, 2001
WOUS0606806	January, 2004
WO/2004/027898	August, 2004			ANODE COMPOSITIONS HAVING AN ELASTOMERIC BINDER AND AN ADHESION PROMOTER
WOUS0806806	August, 2004
WO/2004/040252	December, 2004			MOLECULES AND METHODS USING SAME FOR MEASURING NON-TRANSFERRIN BOUND IRON
WO/2005/024936	March, 2005			SUPPORT FOR VERTICALLY-ORIENTED CAPACITORS DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
WO/2006/006806	March, 2007			METHOD FOR ALLOCATING ELECTRONIC SERIAL NUMBER FOR MOBILE STATION

Banhart, Aluminum Foams: On the Road to Real Applications, MRS Bulletin, pp. 290-295 (Apr. 2003).
Crouse et al., Self-Assembled Nanostructures Using Anodized Alumina Thin Films for Optoelectronic Applications, IEEE, pp. 234-235 (1999).
Gibson et al., Cellular Solids, MRS Bulletin, pp. 270-274 (Apr. 2003).
Green et al., Cellular Ceramics: Intriguing Structures, Novel Properties, and Innovative Applications, MRS Bulletin, pp. 296-300 (Apr. 2003).
Green et al., The Structure and Applications of Cellular Ceramics, Web Extra, 10 pages (Apr. 2003).
Karp et al., Scaffolds for Tissue Engineering, MRS Bulletin, pp. 301-306 (Apr. 2003).
Kim et al., A Mechanically Enhanced Storage Node for Virtually Unlimited Height (MESH) Capacitor Aiming at Sub 70nm DRAMs, IEEE, pp. 69-72 (Jan. 2004).
Konovalov et al., Chemistry of Materials, Chem. Mater., vol. 11, No. 8, pp. 1949-1951 (Aug. 1999).
Kraynik, Foam Structure: From Soap Froth to Solid Foams, MRS Bulletin, pp. 275-276 (Apr. 2003).
Liang et al., Nonlithographic Fabrication of Lateral Superlattices for Nanometric Electromagnetic-Optic . . . , IEEE J. Selected Topics in Quantum Electr., vol. 8, No. 5, pp. 998-1008 (Sep./Oct. 2002).
Liu et al., Ordered anodic alumina nanochannels on focused-ion-beam-prepatterned aluminum surfaces, Appl. Phys. Lett., vol. 78, No. 1, pp. 120-122 (Jan. 2001).
Maire et al., In Situ X-Ray Tomography Measurements of Deformation in Cellular Solids, MRS Bulletin, pp. 284-289 (Apr. 2003).
Masuda et al., Highly ordered nanochannel-array architecture in anodic alumina, App. Phys. Lett, vol. 71 No. 19, pp. 2770-2772 (Nov. 1997).
Nadeem et al., Fabrication of Microstructures Using Aluminum Anodization Techniques, pp. 274-277 (pre-2004).
Oh et al., Preparation and Pore-Characteristics Control of Nano-Porous Materials Using Organometallic Building Blocks, 4 Carbon Science, No. 1, pp. 1-9 (Mar. 2003).
Onck, Scale Effects in Cellular Metals, MRS Bulletin, pp. 279-283 (Apr. 2003).
O'Sullivan et al., The morphology and mechanism of formation of porous anodic films on aluminium, Proc. Roy. Soc. Lond. A, vol. 317, pp. 511-543 (1970).
Park et al., Block Copolymer Lithography: Periodic Arrays of ˜1011 Holes in 1 Square Centimeter, 276 SCIENCE, pp. 1401-1404 (May 30, 1997).
Park et al., Novel Robust Cell Capacitor (Leaning Exterminated Ring type Insulator) and New Storage Node Contact (Top Spacer Contact) . . . , Symposium on VLSI Technology Digest of Technical Papers, IEEE, pp. 34-35 (2004).
Shingubara, Fabrication of nanomaterials using porous alumina templates, J. Nanoparticle Res., vol. 5, pp. 17-30 (2003).
Tan et al., High Aspect Ratio Microstructures on Porous Anodic Aluminum Oxide, IEEE, pp. 267-272 (1995).
Tsukada et al., Preparation and Application of Porous Silk Fibroin Materials, 54 Journal of Applied Polymer Science, pp. 507-514 (1994).
U.S. Appl. No. 10/733,181, filed Dec. 2003, Manning et al.
U.S. Appl. No. 10/894,633, filed Jul. 2004, Manning.
U.S. Appl. No. 11/006,331, filed Dec. 2004, Basceri et al.
U.S. Appl. No. 11/083,489, filed Mar. 2005, Sandhu et al.
U.S. Appl. No. 11/131,552, filed May 2005, Manning.
U.S. Appl. No. 11/131,575, filed May 2005, Manning.
U.S. Appl. No. 11/196,593, filed Aug. 2005, Sandhu et al.
U.S. Appl. No. 11/272,232, filed Nov. 2005, Manning et al.
U.S. Appl. No. 11/272,247, filed Nov. 2005, Manning et al.
U.S. Appl. No. 11/360,540, filed Feb. 2006, Rana.
U.S. Appl. No. 11/580,418, filed Oct. 2006, Raghu et al.
Li et al., “Metal-assisted chemical etching in HF/H2O2 produces porous silicon”, American Institute of Physics, vol. 77, No. 16., 2000, pp. 2572-2574.
Yasaitis, et al., “A modular process for integrating thick polysilicon MEMS devices with sub-micron CMOS”, Analog Devices, www.eecs.berkeley.edu/˜boser/publications/yasaitis03.pdf. unknown date.

Tsai, Jey H.

Wells St. John P.S.

RELATED PATENT DATA

This patent resulted from a continuation application of U.S. patent application Ser. No. 10/928,931, filed Aug. 27, 2004, entitled “Methods of Forming a Plurality of Capacitors”, naming Brett W. Busch, Fred D. Fishburn and James Rominger as inventors, and which is now U.S. Pat. No. 7,202,127, the disclosure of which is incorporated by reference.

The invention claimed is:

1. A method of forming a plurality of circuit components, comprising: forming a plurality of circuit components within material over a substrate, the circuit components and material comprising respective elevationally outermost surfaces; forming a sacrificial retaining structure comprising photoresist elevationally over both the elevationally outermost surfaces of the circuit components and the material, the sacrificial retaining structure leaving some of the material outwardly exposed; with the sacrificial retaining structure over the substrate, etching at least some of the material from the substrate; and after the etching, removing the sacrificial retaining structure from the substrate.

2. The method of claim 1 wherein the retaining structure is formed to comprise a series of lines.

3. The method of claim 1 wherein the retaining structure is formed to have a thickness of from 100 Angstroms to 1000 Angstroms.

4. The method of claim 1 wherein the retaining structure is formed on the elevationally outermost surfaces of the plurality of circuit components.

5. The method of claim 1 wherein the retaining structure is formed to be homogeneous.

6. The method of claim 1 wherein the etching comprises wet etching.

7. The method of claim 1 wherein the removing is by etching, said removing by etching comprising dry etching.

8. The method of claim 1 wherein the material comprises silicon dioxide.

9. The method of claim 8 wherein the material comprises BPSG.

10. The method of claim 1 wherein the circuit components are formed to comprise openings therein, photoresist of the retaining structure being received within said openings.

11. The method of claim 10 wherein at least some of the photoresist within said opening tapers toward inner sidewalls of the circuit components.

12. The method of claim 10 wherein the circuit component openings comprise respective opening bases, wherein at least some photoresist is received on said respective opening bases.

13. The method of claim 1 wherein the circuit components are formed to comprise openings therein, photoresist of the retaining structure not being received within said openings.

14. A method of forming a plurality of structures suspended elevationally above a substrate, comprising: forming a plurality of structures within material over a substrate, the structures and material comprising respective elevationally outermost surfaces, the plurality of structures comprising respective bases; forming a retaining structure comprising photoresist elevationally over both the elevationally outermost surfaces of the structures and the material, the retaining structure leaving some of the material outwardly exposed; and with the retaining structure over the substrate, etching at least some of the material from the substrate to a location elevationally inward of the respective structure bases, the retaining structure suspending and holding the plurality of structures within free space above the substrate as the material is etched elevationally inward of the respective structure bases.

15. The method of claim 14 wherein the structures are formed to comprise openings therein, photoresist of the retaining structure being received within said openings.

16. The method of claim 15 wherein at least some of the photoresist within said opening tapers toward inner sidewalls of the structures.

17. The method of claim 15 wherein the circuit components are formed to comprise openings therein, photoresist of the retaining structure not being received within said openings.

18. The method of claim 14 wherein the retaining structure is formed to comprise a series of lines.

19. The method of claim 14 wherein the retaining structure is formed to have a thickness of from 100 Angstroms to 1000 Angstroms.

20. The method of claim 14 wherein the retaining structure is formed on the elevationally outermost surfaces of structures.

21. The method of claim 14 wherein the retaining structure is formed to be homogeneous.

22. A method of forming a plurality of circuit components, comprising: forming a plurality of circuit components within material over a substrate, the material comprising elevationally outermost surfaces; forming a sacrificial retaining structure comprising photoresist elevationally over the elevationally outermost surfaces of the material and over at least some portion of the plurality of circuit components, the sacrificial retaining structure leaving some of the material outwardly exposed; with the sacrificial retaining structure over the substrate, etching at least some of the material from the substrate effective to expose outer sidewall surfaces of the plurality of circuit components while the sacrificial retaining structure at least in part supports the plurality of circuit components during said etching; and after the etching, removing the sacrificial retaining structure from the substrate.

23. The method of claim 22 wherein the removing is by etching, said removing by etching comprising dry etching.

24. The method of claim 22 wherein the circuit components are formed to comprise openings therein, photoresist of the retaining structure being received within said openings.

25. The method of claim 24 wherein at least some of the photoresist within said opening tapers toward inner sidewalls of the circuit components.

26. The method of claim 24 wherein the circuit component openings comprise respective opening bases, wherein at least some photoresist is received on said respective opening bases.

27. The method of claim 22 wherein the circuit components are formed to comprise openings therein, photoresist of the retaining structure not being received within said openings.

28. The method of claim 22 wherein the retaining structure is formed to comprise a series of lines.

29. The method of claim 22 wherein the retaining structure is formed on the elevationally outermost surfaces of structures.

30. The method of claim 22 wherein the retaining structure is formed to be homogeneous.

TECHNICAL FIELD

This invention relates to methods of forming a plurality of capacitors.

BACKGROUND OF THE INVENTION

Capacitors are one type of component which is commonly used in the fabrication of integrated circuit, for example in DRAM circuitry. A typical capacitor is comprised of two conductive electrodes separated by a non-conducting dielectric region. As integrated circuitry density has increased, there is a continuing challenge to maintain sufficiently high storage capacitance despite typical decreasing capacitor area. The increase in density of integrated circuitry has typically resulted in greater reduction in the horizontal dimension of capacitors as compared to the vertical dimension. In some cases, the vertical dimension of capacitors has increased.

One manner of forming capacitors is to initially form an insulative material within which an initial of one of the capacitor electrodes is formed. For example, an array of capacitor electrode openings (also referred to as storage node openings) for individual capacitors is typically fabricated in such insulative capacitor electrode-forming material. One typical capacitor electrode-forming material is silicon dioxide doped with one or both of phosphorus and boron. One common capacitor electrode construction is a so-called container capacitor or device. Here, a container or cup-like shaped capacitor electrode is formed within the opening. A capacitor dielectric material and another capacitor electrode are formed thereover within the container. Where it is desired to utilize the outer lateral surfaces of the container or other electrode shape, the capacitor electrode-forming material is typically etched back after forming the initial electrode to expose outer lateral side surfaces thereof and prior to forming the capacitor dielectric material.

The etch which is used to form the capacitor electrode openings can unfortunately be non-uniform across a wafer being fabricated. For example, typically at the edge of the wafer, it is recognized that some of this area will not be usable for fabricating integrated circuitry. Further in this area, the etch which is conducted to form the container openings typically does not extend nearly as deep into the substrate as occurs in other areas where usable circuitry die are fabricated, for example in area displaced from the wafer edge. Such results in the capacitor electrode structures formed in this edge area as not being as deep into the capacitor electrode-forming material as elsewhere over the wafer. Unfortunately, the etch back of the capacitor electrode-forming material to expose the outer lateral sides of the capacitor electrodes is typically wet and can exceed the depth of the these peripherally formed electrodes. Thereby, such electrodes are no longer retained on the wafer in their original positions, and accordingly lift off the wafer and redeposit elsewhere, leading to fatal defects.

While the invention was motivated in addressing the above identified issues, it is in no way so limited. The invention is only limited by the accompanying claims as literally worded, without interpretative or other limiting reference to the specification, and in accordance with the doctrine of equivalents.

SUMMARY

The invention comprises methods of forming a plurality of capacitors. In one implementation, a plurality of capacitor electrode openings are formed within capacitor electrode-forming material received over a substrate. A first set of the plurality of capacitor electrode openings is formed to a depth which is greater within the capacitor electrode-forming material than is a second set of the plurality of capacitor electrode openings. Conductive first capacitor electrode material is formed within the first and second sets of the plurality of capacitor electrode openings. The first capacitor electrode material comprises respective bases within the first and second sets of the plurality of capacitor electrode openings. A sacrificial retaining structure is formed elevationally over both the first capacitor electrode material and the capacitor electrode-forming material. The retaining structure leaves some of the capacitor electrode-forming material exposed. With the sacrificial retaining structure over the substrate, at least some of the capacitor electrode-forming material is etched from the substrate effective to expose outer sidewall surfaces of the first capacitor electrode material. After the etching, the sacrificial retaining structure is removed from the substrate, and then capacitor dielectric material and conductive second capacitor electrode material are formed over the outer sidewall surfaces of the first capacitor electrode material formed within the first and second sets of capacitor openings.

In one implementation, the capacitor electrode-forming material comprises silicon dioxide. After forming the first capacitor electrode material, a sacrificial retaining structure is formed elevationally over both the first capacitor electrode material and the capacitor electrode-forming material. The sacrificial retaining structure has a substantially planar base received on both silicon dioxide of the capacitor electrode-forming material and on the first capacitor electrode material.

In one implementation, the capacitor electrode-forming material is homogeneous. After forming such material, a sacrificial retaining structure is formed elevationally over both the first capacitor electrode material and the homogeneous capacitor electrode-forming material, with the sacrificial retaining structure being received on the homogeneous capacitor electrode-forming material.

In one implementation, the sacrificial retaining structure comprises at least one of polysilicon, amorphous carbon and silicon nitride, and has a substantially planar base received elevationally over the first capacitor electrode material and elevationally over the capacitor electrode-forming material.

Other aspects and implementations are contemplated.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a diagrammatic, fragmentary sectional view taken through line 1-1 in FIG. 2.

FIG. 2 is a diagrammatic, fragmentary, top plan view of a semiconductor substrate in process in accordance with an aspect of the invention.

FIG. 3 is a view of the FIG. 1 substrate fragment at a processing step subsequent to that depicted by FIG. 1.

FIG. 4 is a view of the FIG. 2 substrate fragment at a processing step subsequent to that depicted by FIG. 2.

FIG. 5 is a view of the FIG. 3 substrate fragment at a processing step subsequent to that depicted by FIG. 3.

FIG. 6 is a view of the FIG. 4 substrate fragment at a processing step subsequent to that depicted by FIG. 4.

FIG. 7 is a view of the FIG. 5 substrate fragment at a processing step subsequent to that depicted by FIG. 5.

FIG. 8 is a view of the FIG. 6 substrate fragment at a processing step subsequent to that depicted by FIG. 6.

FIG. 9 is a sectional view taken through line 9-9 in FIG. 8.

FIG. 10 is a sectional view taken through line 10-10 in FIG. 8.

FIG. 11 is an alternate embodiment to that depicted by FIG. 9.

FIG. 12 is another alternate embodiment to that depicted by FIG. 9.

FIG. 13 is still another alternate embodiment to that depicted by FIG. 9.

FIG. 14 is a view of the FIG. 9 substrate fragment at a processing, step subsequent to that depicted by FIG. 9.

FIG. 15 is a view of the FIG. 10 substrate fragment at a processing step subsequent to that depicted by FIG. 10, and corresponding in sequence to that of FIG. 14.

FIG. 16 is a view of the FIG. 14 substrate fragment at a processing step subsequent to that depicted by FIG. 14.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).

Exemplary preferred embodiments of methods of forming a plurality of capacitors are described with reference to FIGS. 1-16. U.S. Patent Application Publication No. 2005/0054159 A1, entitled, “Semiconductor Constructions, and Methods of Forming Capacitor Devices”, filed Dec. 10, 2003, naming H. Montgomery Manning, Thomas M. Graettinger, and Marsela Pontoh as inventors, is hereby fully incorporated by reference as if included in its entirety herein.

Referring to FIG. 1, a semiconductor substrate in process in accordance with an aspect of the invention is indicated generally with reference to numeral 10. Such comprises a substrate 12 which in one exemplary embodiment comprises a semiconductor substrate, for example comprised of bulk monocrystalline silicon or other material. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

The discussion proceeds in a preferred embodiment method of forming an array of capacitors, for example as might be utilized in DRAM or other memory circuitry construction. Substrate fragment 10 can be considered as comprising a region 14 and a region 18. In conjunction with the problem identified in the “Background” section above which motivated the invention, region 18 might be located more proximate an edge of the substrate/wafer than is region 14. Of course, such regions might be located elsewhere over the substrate, and regardless reference or inclusion of multiple regions is not a requirement of aspects of the invention.

A plurality of electrically conductive node locations 20, 22, 24 and 26 is shown within region 14 of substrate 12. Node locations 20, 22, 24 and 26 can correspond to, for example, conductively-doped diffusion regions within a semiconductive material of substrate 12, and/or to conductive pedestals associated with substrate 12. Node locations 20, 22, 24 and 26 might be electrically conductive at this processing stage of FIG. 1, although electrical conductivity might be provided at a processing stage subsequent to that shown by FIG. 1. By way of example only, node locations 20, 22, 24 and 26 might ultimately be electrically connected with transistor constructions (not shown) and can correspond to source/drain regions of the transistor constructions, or can be ohmically connected to source/drain regions of transistor constructions. Transistor gates and other components of the transistor constructions can be present within region 14 at the processing point depicted by FIG. 1, or can be formed in subsequent processing. Of course processing independent of memory array fabrication is also contemplated.

A capacitor electrode-forming material 28 has been deposited over substrate 12. In the context of this document, a “capacitor electrode-forming material” is that material within which capacitor electrode openings are formed to a depth which encompasses such material, and as will be apparent from the continuing discussion. In one exemplary preferred embodiment, capacitor electrode-forming material 28 comprises silicon dioxide, more preferably silicon dioxide which is doped with at least one of boron and phosphorus, with borophosphosilicate glass (BPSG) being one specific example. Further and regardless, in exemplary preferred implementations, capacitor electrode-forming material 28 is homogeneous. However in other implementations, capacitor electrode-forming material 28 can have the attributes of mass 28 from the incorporated U.S. Patent Application Publication No. 2005/0054159 A1. An exemplary preferred thickness range for mass 28 is from 5,000 Angstroms to 50,000 Angstroms, with 20,000 Angstroms being a specific preferred example.

Referring to FIGS. 3 and 4, a plurality of capacitor electrode openings have been formed within the capacitor electrode-forming material. By way of example only, and in one implementation, a series of capacitor electrode openings 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, and 54 comprise a first set of such capacitor electrode openings formed in capacitor electrode-forming material 28, and exemplary capacitor electrode openings 21, 23, 25, 27, 29 and 31 comprise a second set of the plurality of capacitor electrode openings. Further in accordance with the definition of “capacitor electrode-forming material” provided above, such is that depth portion of material 28 which encompasses the openings, for example the complete depicted depth in region 14 where openings even-numbered 40-46 extend to their respective node locations even-numbered 20-26 and only the depth of material 28 to the bases of openings 25 and 27 in region 18. In this exemplary implementation, and in addressing in one aspect the problem which motivated the invention, the first set of capacitor electrode openings even-numbered 32-54 is formed to a depth within capacitor electrode-forming material 28 which is deeper or greater than that to which second set capacitor electrode openings odd-numbered 21-31 is formed. In the depicted exemplary embodiment, the first set of the plurality of capacitor electrode openings even-numbered 32-54 is formed in a series of lines 15, 17 and 19, and second set of plurality of capacitor electrode openings odd-numbered 21-31 is formed in a series of lines 33, 35 and 37. An exemplary preferred technique for forming the illustrated capacitor electrode openings comprises photolithographic patterning and etch. Openings even-numbered 40-46 by way of example only are shown formed to one common depth within material 28, and openings 25 and 27 are shown formed to a different common depth. Of course however, such openings need not be formed to respective common depths.

Referring to FIGS. 5 and 6, conductive first capacitor electrode material 56 has been formed within the plurality of capacitor electrode openings, including in this particular example the first and second sets of such openings. In one exemplary implementation and for purposes of the continuing. discussion, first capacitor electrode material 56 can be considered as comprising respective bases 57 within the first set of the plurality of capacitor electrode openings even-numbered 32-54 and respective bases 58 within the second set of the plurality of capacitor electrode openings odd-numbered 21-31. The depths within the respective sets in the illustrated embodiment are shown to be the same within material 28, with such not in any way being a requirement. Any electrically conductive material (including more than one material) is suitable for first capacitor electrode material 56, including for example conductively doped semiconductive material, elemental metals, alloys of metals and/or metal compounds. One exemplary preferred material comprises titanium nitride. First capacitor electrode material 56 is shown as being formed within the respective openings in the shape of container-like structures, although pillars and any other structure whether existing or yet-to-be developed are also contemplated. The depicted container constructions can be considered as comprising inner surfaces 70 within the openings formed thereby, and outer lateral side surfaces 72 opposed to those of the inner surfaces.

Referring to FIGS. 7-10, a sacrificial retaining structure 60 has been formed elevationally over both first capacitor electrode material 56 and capacitor electrode-forming material 28. An exemplary preferred thickness range is from 100 Angstroms to 10,000 Angstroms. In one exemplary preferred implementation, retaining structure 60 comprises a series of lines, for example the depicted lines 62 and 63 in region 14, and lines 64 and 65 in region 18. In one implementation, individual of the retaining structure lines run along at least a portion of and overlie two adjacent of the lines of capacitor electrode openings. For example, line 63 is illustrated as overlying lines 17 and 19 of capacitor electrode openings even-numbered 40-46 and 48-54, respectively, and line 64 is shown overlying the exemplary depicted two adjacent lines 33 and 35 of capacitor openings 21, 23 and 25, 27 respectively. Regardless, retaining structure 60 leaves some of capacitor electrode-forming material 28 exposed.

In one exemplary implementation, and as depicted, sacrificial retaining structure 60 is received on homogeneous capacitor electrode-forming material 28. In the context of this document, “on” means in at least some direct physical contact therewith. In one exemplary implementation, retaining structure 60 is homogeneous. Regardless, in one exemplary implementation, retaining structure 60 is insulative. By way of example only, preferred insulative materials include photoresist, amorphous carbon, and silicon nitride. In one exemplary implementation, the retaining structure is conductive, with conductively doped polysilicon comprising one example. Other conductive materials, for example metal and/or metal compounds are also contemplated. Further, the invention contemplates the retaining structure as comprising polysilicon regardless of whether conductively doped, including polysilicon which is void of any effective conductivity enhancing doping.

In one implementation and as depicted, a portion of retaining structure 60 is received within at least some of the capacitor electrode openings within which the first capacitor electrode material is formed. The exemplary preferred profile is with respect to a preferred embodiment photoresist material, whereby some tapering would typically occur as shown at the top of the respective electrodes in FIGS. 9 and 10 when container capacitor electrode constructions are utilized. FIGS. 7, 9 and 10 also depict some of the retaining structure material 60 as having deposited at the base of the respective electrodes, which is depicted in the form of masses 66 (the same material as that of retaining structure 60). Alternately, and by way of example only, retaining structures 60 might be conformal extending entirely along the respective illustrated sidewalls of a given container electrode. For example, FIG. 11 by way of example only depicts an alternate exemplary embodiment substrate fragment 10a corresponding to the FIG. 9 view. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix “a” or with different numerals. FIG. 11 depicts retaining structures 60a extending conformally along inner sidewalls 70 within the respective container openings of the respective electrodes.

The invention also contemplates no portion of the retaining structure being received within the capacitor electrode openings. A first exemplary such embodiment is shown in FIG. 12 with respect to a substrate fragment 10b, with FIG. 12 corresponding positionally to the FIG. 9 section. Like numerals from the first described embodiment have been utilized where appropriate, with differences being indicated with the suffix “b” or with different numerals. FIG. 12 depicts an exemplary embodiment wherein first capacitor electrode material 56b has been deposited to completely fill the respective capacitor electrode openings. Accordingly, no portion of retaining structure 60b is received within any of the capacitor electrode openings.

Alternate exemplary processing with respect to exemplary container structures is described with reference to FIG. 13 in connection with a wafer fragment 10c, with FIG. 13 corresponding positionally to the FIG. 9 section. Like numerals from the first described embodiment have been utilized where appropriate, with differences being indicated with the suffix “c”. FIG. 13 depicts the respective container openings formed by material 56 having been filled with a material 68, with exemplary such materials being photoresist, amorphous carbon, spin on dielectric, polysilicon, or any other material that can be removed later selectively relative to the first electrode material. Thereby, no portion of retaining structures 60c is received within the capacitor electrode openings.

The depicted FIGS. 9-11 embodiments depict sacrificial retaining structure 60 as comprising other than a substantially planar base received elevationally over first capacitor electrode material 56 and elevationally over capacitor electrode-forming material 28. Rather, the depicted respective base (meaning that portion which is against materials 28 and 56) of each of retaining structures 60/60a in such figures conforms at least in part to the upper surface of the capacitor electrode-forming material 28 and also along at least some of sidewall surfaces 70 of first capacitor electrode material 56. The exemplary depicted FIGS. 12 and 13 embodiments, by way of example only, do depict sacrificial retaining structures as having a substantially planar base which is received elevationally over both first capacitor electrode material 56b, 56 and capacitor electrode-forming material 28, respectively. In one exemplary preferred embodiment, the sacrificial retaining structure has a substantially planar base which is received on both silicon dioxide of the capacitor electrode-forming material and on the first capacitor electrode material, for example as depicted in FIGS. 12 and 13. In one exemplary embodiment, the sacrificial retaining structure comprises at least one of polysilicon, amorphous carbon and silicon nitride, and has a substantially planar base received elevationally over both the first capacitor electrode material and the capacitor electrode-forming material.

The preferred embodiment depicted retaining structures in the form of lines would likely extend to be received over, connect with, and/or comprise a part of a mass of material 60 received over circuitry area peripheral (not shown) to that of areas where the preferred embodiment array of capacitors is being formed, for example as shown in the U.S. Patent Application Publication No. 2005/0054159 A1, incorporated by reference above.

Referring to FIGS. 14 and 15, and with sacrificial retaining structure 60 over the substrate, at least some of capacitor electrode-forming material 28 is etched from the substrate effective to expose outer sidewall surfaces 72 of first capacitor electrode material 56. Of course, all or only some of such surfaces might be exposed, with only partial exposure being shown in FIG. 14. An exemplary preferred etching is wet etching. Where in conjunction with the problem that motivated the invention there exists a second set of capacitor electrode openings which are not as deep as the desired first set, for example as shown in FIGS. 3, the exemplary etching of material 28 might be to a depth therein which is below the base of the first capacitor electrode material formed in at least one of the capacitor electrode openings of the second set, for example as depicted in FIG. 15. There illustrated, by way of example only, the etching of material 28 has been to an elevation well below the bases 58 of conductive first capacitor electrode material 56, and whereby retaining structure 60 has precluded material 56 from lifting off and being deposited elsewhere over the substrate.

Referring to FIG. 16 and after the etching, sacrificial retaining structure 60 (not shown) has been removed from the substrate, and then a capacitor dielectric material 71 and conductive second capacitor electrode material 73 have been formed over outer sidewall surfaces 72 of first capacitor electrode material 56 formed within the respective capacitor electrode openings, and as shown also formed within the container openings in the exemplary preferred embodiment. Any suitable materials 71 and 73 are contemplated, and whether existing or yet-to-be-developed. Second capacitor electrode material 73 might be the same or different in composition from that of first capacitor electrode material 56. Removal of retaining structure 60 is preferably conducted in a dry etching manner, for example with respect to photoresist by a dry O₂ etch. Preferred dry etching is more likely to cause the discrete capacitor electrode material of FIG. 15 to fall and adhere to immediately underlying material 28, as well as to each other, as opposed to being deposited elsewhere on the substrate.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.