Sandhu, Gurtej S. (Boise, ID, US)
Moore, John T. (Boise, ID, US)
Rueger, Neal R. (Boise, ID, US)

Plaque It!

10/050373

10/07/2008

01/15/2002

Images are available in PDF form when logged in. To view PDFs, Login  or  Create Account (Free!)

Click for automatic bibliography generation

Micron Technology, Inc. (Boise, ID, US)

438/732

438/197, 438/287

H01L21/00

438/301, 438/785, 438/792, 438/787, 438/199, 438/732, 438/777, 438/592, 438/279, 438/593, 438/413, 438/197, 438/287, 438/594, 438/776, 438/775, 438/274, 438/786, 438/411, 438/275, 438/264, 438/788, 438/591, 438/790, 438/261

3627598	NITRIDE PASSIVATION OF MESA TRANSISTORS BY PHOSPHOVAPOX LIFTING	December, 1971	McDonald et al.
4254161	Prevention of low pressure chemical vapor deposition silicon dioxide undercutting and flaking	March, 1981	Kemlage
4262631	Thin film deposition apparatus using an RF glow discharge	April, 1981	Kubacki
4435447	Method for forming an insulating film on a semiconductor substrate surface	March, 1984	Ito et al.
4605447	Methods of manufacturing semiconductor devices	August, 1986	Brotherton et al.
4882649	Nitride/oxide/nitride capacitor dielectric	November, 1989	Chen et al.
4891684	Semiconductor device	January, 1990	Nishioka et al.
4980307	Process for producing a semiconductor device having a silicon oxynitride insulative film	December, 1990	Ito et al.
4996081	Method of forming multiple nitride coating on silicon	February, 1991	Ellul et al.
5026574	Chemical vapor deposition process for depositing large-grain polysilicon films	June, 1991	Economu et al.
5032545	Process for preventing a native oxide from forming on the surface of a semiconductor material and integrated circuit capacitors produced thereby	July, 1991	Doan et al.
5051794	Non-volatile semiconductor memory device and method for manufacturing the same	September, 1991	Mori
5142438	Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact	August, 1992	Reinberg et al.
5164331	Method of forming and etching titanium-tungsten interconnects	November, 1992	Lin et al.
5227651	Semiconductor device having a capacitor with an electrode grown through pinholes	July, 1993	Kim et al.
5237188	Semiconductor device with nitrided gate insulating film	August, 1993	Iwai et al.
5254489	Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation	October, 1993	Nakata
5258333	Composite dielectric for a semiconductor device and method of fabrication	November, 1993	Shappir et al.
5318924	Nitridation of titanium-tungsten interconnects	June, 1994	Lin et al.
5324679	Method for manufacturing a semiconductor device having increased surface area conductive layer	June, 1994	Kim et al.
5330920	Method of controlling gate oxide thickness in the fabrication of semiconductor devices	July, 1994	Soleimani et al.
5330936	Method of producing a silicon nitride film and method of fabricating a semiconductor device	July, 1994	Ishitani
5334554	Nitrogen plasma treatment to prevent field device leakage in VLSI processing	August, 1994	Lin et al.
5350707	Method for making a capacitor having an electrode surface with a plurality of trenches formed therein	September, 1994	Ko et al.
5376593	Method for fabricating stacked layer Si.sub.3 N.sub.4 for low leakage high capacitance films using rapid thermal nitridation	December, 1994	Sandhu et al.
5378645	Method of making a semiconductor device with a capacitor	January, 1995	Inoue et al.
5382533	Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection	January, 1995	Ahmad et al.
5393702	Via sidewall SOG nitridation for via filling	February, 1995	Yang et al.
5397748	Method of producing semiconductor device with insulating film having at least silicon nitride film	March, 1995	Watanabe et al.
5398641	Method for p-type doping of semiconductor structures formed of group II and group VI elements	March, 1995	Shih
5436481	MOS-type semiconductor device and method of making the same	July, 1995	Egawa et al.
5445999	Advanced technique to improve the bonding arrangement on silicon surfaces to promote uniform nitridation	August, 1995	Thakur et al.
5449631	Prevention of agglomeration and inversion in a semiconductor salicide process	September, 1995	Giewont et al.
5459105	Method of manufacturing a semiconductor device having multilayer insulating films	October, 1995	Matsuura
5464792	Process to incorporate nitrogen at an interface of a dielectric layer in a semiconductor device	November, 1995	Tseng et al.
5498890	Semiconductor device having a multi-layered dielectric structure and manufacturing method thereof	March, 1996	Kim et al.
5500380	Method for fabricating thin film transistor	March, 1996	Kim
5504029	Method of producing semiconductor integrated circuit device having memory cell and peripheral circuit MISFETs	April, 1996	Murata et al.
5508542	Porous silicon trench and capacitor structures	April, 1996	Geiss et al.
5518946	Process for fabricating capacitors in dynamic RAM	May, 1996	Kuroda
5518958	Prevention of agglomeration and inversion in a semiconductor polycide process	May, 1996	Giewont et al.
5523596	Semiconductor device having capacitor and manufacturing method therefor	June, 1996	Ohi et al.
5596218	Hot carrier-hard gate oxides by nitrogen implantation before gate oxidation	January, 1997	Soleimani et al.
5612558	Hemispherical grained silicon on refractory metal nitride	March, 1997	Harshfield
5619057	Complex film overlying a substrate with defined work function	April, 1997	Komatsu
5620908	Manufacturing method of semiconductor device comprising BiCMOS transistor	April, 1997	Inoh et al.
5633036	Selective low temperature chemical vapor deposition of titanium disilicide onto silicon regions	May, 1997	Seebauer et al.
5663077	Method of manufacturing a thin film transistor in which the gate insulator comprises two oxide films	September, 1997	Adachi et al.
5674788	Method of forming high pressure silicon oxynitride gate dielectrics	October, 1997	Wristers et al.
5685949	Plasma treatment apparatus and method	November, 1997	Yashima
5716864	Method of manufacturing a non-volatile semiconductor memory device with peripheral transistor	February, 1998	Abe
5719083	Method of forming a complex film over a substrate having a specifically selected work function	February, 1998	Komatsu
5731235	Methods of forming a silicon nitrite film, a capacitor dielectric layer and a capacitor	March, 1998	Srinvasan et al.
5760475	Refractory metal-titanium nitride conductive structures	June, 1998	Cronin
5763922	CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers	June, 1998	Chau
5821142	Method for forming a capacitor with a multiple pillar structure	October, 1998	Sung et al.
5834372	Pretreatment of semiconductor substrate	November, 1998	Lee
5837592	Method for stabilizing polysilicon resistors	November, 1998	Chang et al.
5837598	Diffusion barrier for polysilicon gate electrode of MOS device in integrated circuit structure, and method of making same	November, 1998	Aronowitz et al.
5840610	Enhanced oxynitride gate dielectrics using NF.sub.3 gas	November, 1998	Gilmer et al.
5844771	Capacitor construction	December, 1998	Graettinger et al.
5851603	Method for making a plasma-enhanced chemical vapor deposited SiO.sub.2 Si.sub.3 N.sub.4 multilayer passivation layer for semiconductor applications	December, 1998	Tsai et al.
5861651	Field effect devices and capacitors with improved thin film dielectrics and method for making same	January, 1999	Brasen et al.
5882978	Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor	March, 1999	Srinivasan et al.
5885877	Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric	March, 1999	Gardner et al.	257/E29.154
5897354	Method of forming a non-volatile memory device with ramped tunnel dielectric layer	April, 1999	Kachelmeier
5920779	Differential gate oxide thickness by nitrogen implantation for mixed mode and embedded VLSI circuits	July, 1999	Sun et al.
5939750	Use of implanted ions to reduce oxide-nitride-oxide (ONO) etch residue and polystringers	August, 1999	Early
5960289	Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region	September, 1999	Tsui et al.
5960302	Method of making a dielectric for an integrated circuit	September, 1999	Ma et al.
5969397	Low defect density composite dielectric	October, 1999	Grider, III et al.
5970345	Method of forming an integrated circuit having both low voltage and high voltage MOS transistors	October, 1999	Hattangady et al.	438/279
5972783	Method for fabricating a semiconductor device having a nitrogen diffusion layer	October, 1999	Arai et al.
5972800	Method for fabricating a semiconductor device with multi-level structured insulator	October, 1999	Hasegawa
5981366	Method for manufacturing non-volatile memory	November, 1999	Koyama et al.
5994749	Semiconductor device having a gate electrode film containing nitrogen	November, 1999	Oda
5998253	Method of forming a dopant outdiffusion control structure including selectively grown silicon nitride in a trench capacitor of a DRAM cell	December, 1999	Loh et al.
6001741	Method for making field effect devices and capacitors with improved thin film dielectrics and resulting devices	December, 1999	Alers
6001748	Single crystal of nitride and process for preparing the same	December, 1999	Tanaka
6008104	Method of fabricating a trench capacitor with a deposited isolation collar	December, 1999	Schrems
6015739	Method of making gate dielectric for sub-half micron MOS transistors including a graded dielectric constant	January, 2000	Gardner et al.
6033998	Method of forming variable thickness gate dielectrics	March, 2000	Aronowitz et al.	438/786
6040249	Method of improving diffusion barrier properties of gate oxides by applying ions or free radicals of nitrogen in low energy	March, 2000	Holloway	438/769
6051865	Transistor having a barrier layer below a high permittivity gate dielectric	April, 2000	Gardner et al.
6054396	Semiconductor processing method of reducing thickness depletion of a silicide layer at a junction of different underlying layers	April, 2000	Doan
6057220	Titanium polycide stabilization with a porous barrier	May, 2000	Ajmera et al.
6057584	Semiconductor device having a tri-layer gate insulating dielectric	May, 2000	Gardner et al.
6060406	MOS transistors with improved gate dielectrics	May, 2000	Alers et al.
6063713	Methods for forming silicon nitride layers on silicon-comprising substrates	May, 2000	Doan
6077754	Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor	June, 2000	Srinivasan et al.
6080629	Ion implantation into a gate electrode layer using an implant profile displacement layer	June, 2000	Gardner et al.	438/301
6080682	Methodology for achieving dual gate oxide thicknesses	June, 2000	Ibok
6087229	Composite semiconductor gate dielectrics	July, 2000	Aronowitz et al.	257/324
6087236	Integrated circuit with multiple gate dielectric structures	July, 2000	Chau et al.
6091109	Semiconductor device having different gate oxide thicknesses by implanting halogens in one region and nitrogen in the second region	July, 2000	Hasegawa
6091110	MOSFET device having recessed gate-drain shield and method	July, 2000	Hebert et al.
6093661	Integrated circuitry and semiconductor processing method of forming field effect transistors	July, 2000	Trivedi et al.
6096597	Method for fabricating an integrated circuit structure	August, 2000	Tsu et al.
6100163	Gap filling of shallow trench isolation by ozone-tetraethoxysilane	August, 2000	Jang et al.	438/437
6110780	Using NO or N.sub.2 O treatment to generate different oxide thicknesses in one oxidation step for single poly non-volatile memory	August, 2000	Yu et al.
6110842	Method of forming multiple gate oxide thicknesses using high density plasma nitridation	August, 2000	Okuno et al.
6111744	Capacitor constructions having silicon nitride dielectric materials	August, 2000	Doan
6114203	Method of manufacturing a MOS integrated circuit having components with different dielectrics	September, 2000	Ghidini et al.
6136636	Method of manufacturing deep sub-micron CMOS transistors	October, 2000	Wu
6140187	Process for forming metal oxide semiconductors including an in situ furnace gate stack with varying silicon nitride deposition rate	October, 2000	DeBusk et al.
6146948	Method for manufacturing a thin oxide for use in semiconductor integrated circuits	November, 2000	Wu et al.
6150226	Semiconductor processing methods, methods of forming capacitors, methods of forming silicon nitride, and methods of densifying silicon nitride layers	November, 2000	Reinberg
6168980	Semiconductor device and method for forming the same	January, 2001	Yamazaki et al.
6171900	CVD Ta2O5/oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFET	January, 2001	Sun
6174821	Semiconductor processing method of depositing polysilicon	January, 2001	Doan
6184110	Method of forming nitrogen implanted ultrathin gate oxide for dual gate CMOS devices	February, 2001	Ono et al.	257/69
6197701	Lightly nitridation surface for preparing thin-gate oxides	March, 2001	Shue et al.
6201303	Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide	March, 2001	Ngo et al.
6207532	STI process for improving isolation for deep sub-micron application	March, 2001	Lin et al.
6207586	Oxide/nitride stacked gate dielectric and associated methods	March, 2001	Ma et al.	438/763
6207985	DRAM memory cell and array having pass transistors with surrounding gate	March, 2001	Walker
6225167	Method of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation	May, 2001	Yu et al.
6228701	Apparatus and method for minimizing diffusion in stacked capacitors formed on silicon plugs	May, 2001	Dehm et al.
6232244	Methodology for achieving dual gate oxide thicknesses	May, 2001	Ibok	438/264
6245616	Method of forming oxynitride gate dielectric	June, 2001	Buchanan et al.
6255703	Device with lower LDD resistance	July, 2001	Hause et al.
6265327	Method for forming an insulating film on semiconductor substrate surface and apparatus for carrying out the method	July, 2001	Kobayashi et al.
6268296	Low temperature process for multiple voltage devices	July, 2001	Misium et al.
6274442	Transistor having a nitrogen incorporated epitaxially grown gate dielectric and method of making same	August, 2001	Gardner et al.
6297162	Method to reduce silicon oxynitride etch rate in a silicon oxide dry etch	October, 2001	Jang et al.
6323114	Stacked/composite gate dielectric which incorporates nitrogen at an interface	November, 2001	Hattangady et al.	438/591
6323138	Capacitor, methods of forming capacitors, methods for forming silicon nitride layers on silicon-comprising substrates, and methods of densifying silicon nitride layers	November, 2001	Doan
6331492	Nitridation for split gate multiple voltage devices	December, 2001	Misium et al.	438/275
6348420	Situ dielectric stacks	February, 2002	Raaijmakers et al.
6350707	Method of fabricating capacitor dielectric	February, 2002	Liu et al.
6362085	Method for reducing gate oxide effective thickness and leakage current	March, 2002	Yu et al.
6399445	Fabrication technique for controlled incorporation of nitrogen in gate dielectric	June, 2002	Hattangady et al.	257/411
6399448	Method for forming dual gate oxide	June, 2002	Mukhopadhyay et al.
6399520	Semiconductor manufacturing method and semiconductor manufacturing apparatus	June, 2002	Kawakami et al.	438/778
6410991	Semiconductor device and method of manufacturing the same	June, 2002	Kawai et al.
6413881	PROCESS FOR FORMING THIN GATE OXIDE WITH ENHANCED RELIABILITY BY NITRIDATION OF UPPER SURFACE OF GATE OF OXIDE TO FORM BARRIER OF NITROGEN ATOMS IN UPPER SURFACE REGION OF GATE OXIDE, AND RESULTING PRODUCT	July, 2002	Aronowitz et al.
6436771	Method of forming a semiconductor device with multiple thickness gate dielectric layers	August, 2002	Jang et al.
6450116	Apparatus for exposing a substrate to plasma radicals	September, 2002	Noble et al.
6482690	Method for fabricating semiconductor device	November, 2002	Shibata
6492690	Semiconductor device having control electrodes with different impurity concentrations	December, 2002	Ueno et al.
6649538	Method for plasma treating and plasma nitriding gate oxides	November, 2003	Cheng et al.
6649543	Methods of forming silicon nitride, methods of forming transistor devices, and transistor devices	November, 2003	Moore	438/792
6653184	Method of forming transistors associated with semiconductor substrates comprising forming a nitrogen-comprising region across an oxide region of a transistor gate	November, 2003	Moore	438/216
6682979	Methods of forming transistors associated with semiconductor substrates	January, 2004	Moore	438/275
6686298	Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates	February, 2004	Beaman et al.	438/775
6690046	Semiconductor assemblies, methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates	February, 2004	Beaman et al.	257/288
6723599	Methods of forming capacitors and methods of forming capacitor dielectric layers	April, 2004	Eppich et al.
6875707	Method of forming a capacitor dielectric layer	April, 2005	Moore et al.
6878585	Methods of forming capacitors	April, 2005	Moore et al.
6891215	Capacitors	May, 2005	Moore et al.
6893981	Method of manufacturing a semiconductor device by RTA process in nitrogen atmosphere	May, 2005	Park et al.
7153736	Methods of forming capacitors and methods of forming capacitor dielectric layers	December, 2006	Eppich et al.
7153746	Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers	December, 2006	Moore et al.
7344948	Methods of forming transistors	March, 2008	Sandhu et al.	438/287
20010036752	METHODS AND APPARATUS FOR FORMING A HIGH DIELECTRIC FILM AND THE DIELECTRIC FILM FORMED THEREBY	November, 2001	DeBoer et al.
20020009861	METHOD AND APPARATUS FOR THE FORMATION OF DIELECTRIC LAYERS	January, 2002	Narwankar et al.
20020052124	In situ dielectric stacks	May, 2002	Raaijmakers et al.
20020094620	Transistor Structures	July, 2002	Sandhu et al.	438/197
20020094621	Methods of forming a nitrogen enriched region	July, 2002	Sandhu et al.	438/197
20020098710	Methods Of Forming Transistors	July, 2002	Sandhu et al.	438/732
20020182812	Transistor structures, methods of incorporating nitrogen into silicon-oxide-containing layers; and methods of forming transistors	December, 2002	Sandhu et al.	438/287
20030034518	METHOD FOR MANUFACTURING SEMICONDUCTOR MEMORY	February, 2003	Yoshikawa
20050087820	High dielectric constant metal oxide gate dielectrics	April, 2005	Bai et al.
20050167727	Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers	August, 2005	Moore et al.
20060134864	Multi-thickness dielectric for semiconductor memory	June, 2006	Higashitani et al.

EP0886308	December, 1998			Plasma nitridation of a silicon oxide film
JP0237243	April, 2001

Wolf, Stanley, “Silicon Processing for the VLSI Era, vol. 3: The Submicron Mosfet”, Lattice Press, 1995, pp. 648-649.
Laughery, et al, Effect of H2 Content on Reliability of Ultrathin In-Situ Steam Generated (ISSG) SiO2, EEE Electron Device Letters, Sep. 2000, vol. 21, No. 9.
U.S. Appl. No. 09/653,281, filed Aug. 2000, Beaman et al.
Wolf, S., “Silicon Processing for the VLSI Era”, Lattice Press 1990, vol. 2, pp. 212-213.
Wolf, S., “Silicon Processing for the VLSI Era”, Lattice Press 1990, vol. 2, pp. 188-189, 194-195, 609-614.
US02/38233, Nov. 2002, PCT—Int'l Preliminary Exam Report.
US02/38233, Nov. 2002, PCT—Int'l Search Report.
Millman, Microelectronics, © 1979; Sec. 4-1; pp. 91-92.

Schillinger, Laura M.

Wells St. John P.S.

CROSS REFERENCE TO RELATED APPLICATION

This patent resulted from a divisional application of U.S. patent application Ser. No. 09/633,556, which was filed on Aug. 7, 2000 now U.S. Pat. No. 6,660,657.

The invention claimed is:

1. A method of forming a nitrogen-enriched region within a silicon-oxide-containing layer, comprising: providing the silicon-oxide-containing layer over a substrate; the silicon-oxide-containing layer having a bare upper surface above the substrate and a lower surface on the substrate; exposing the silicon-oxide-containing layer to an activated nitrogen species from a nitrogen-containing plasma to introduce nitrogen into the silicon-oxide-containing layer and form a nitrogen-enriched region, the nitrogen-enriched region being only in an upper half of the silicon-oxide-containing layer; subsequent to the introduction of nitrogen into the silicon-oxide-containing layer, thermally annealing the nitrogen within the nitrogen-enriched region, while the bare upper surface of the silicon-oxide-containing layer remains bare, to bond at least some of the nitrogen to silicon proximate the nitrogen; the nitrogen-enriched region remaining confined to the upper half of the silicon-oxide-containing layer during the annealing; and wherein the nitrogen-enriched region is formed only in the upper third of the silicon-oxide-containing layer by the exposing and remains confined to the upper third of the silicon-oxide-containing layer during the annealing.

2. The method of claim 1 wherein the nitrogen-enriched region is formed only in the upper fourth of the silicon-oxide-containing layer by the exposing and remains confined to the upper fourth of the silicon-oxide-containing layer during the annealing.

3. The method of claim 1 wherein the nitrogen-enriched region is formed only in the upper fifth of the silicon-oxide-containing layer by the exposing and remains confined to the upper fifth of the silicon-oxide-containing layer during the annealing.

4. The method of claim 1 wherein the silicon-oxide-containing layer is maintained at a temperature of less than 200° C. during the exposing.

5. The method of claim 1 wherein the plasma is maintained with a power of from about 500 watts to about 5000 watts during the exposing.

6. The method of claim 1 wherein the exposing occurs within a reactor, and wherein a pressure within the reactor is from about 5 mTorr to about 10 mTorr during the exposing.

7. The method of claim 1 wherein the exposing occurs for a time of less than or equal to about 1 minute.

8. The method of claim 1 wherein the thermal annealing comprises thermal processing at a temperature of about 700° C. for a time of about 30 seconds.

9. The method of claim 1 wherein the thermal annealing comprises thermal processing at a temperature of about 1050° C. for a time of about 5 seconds.

10. The method of claim 1 wherein the thermal annealing comprises rapid thermal processing at a ramp rate of at least about 50° C./sec to a process temperature of less than 1000° C., with the process temperature being maintained for at least about 30 seconds.

TECHNICAL FIELD

The invention pertains to methods of incorporating nitrogen into silicon-oxide-containing layers, and in particular application pertains to methods of forming transistors. The invention also pertains to transistor structures.

BACKGROUND OF THE INVENTION

It can be desirable to incorporate nitrogen into silicon-oxide-containing layers during formation of semiconductor devices. For instance, it can be desirable to incorporate nitrogen into gate oxides (which typically are silicon dioxide) to reduce dopant penetration through the oxides. Methods have been developed wherein nitrogen is incorporated into a gate oxide during deposition of the gate oxide by including nitrogen species amongst the deposited materials. It can, however, be difficult to control nitrogen location within silicon-oxide-containing layers formed by such techniques. Accordingly, it would be desirable to develop alternative techniques for incorporating nitrogen into silicon-oxide-containing layers.

SUMMARY OF THE INVENTION

In one aspect, the invention encompasses a method of incorporating nitrogen into a silicon-oxide-containing layer. The silicon-oxide-containing layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer. The nitrogen is subsequently thermally annealed within the layer to bond at least some of the nitrogen to silicon within the layer.

In another aspect, the invention encompasses a method of forming a transistor. A gate oxide layer is formed over a semiconductive substrate. The gate oxide layer comprises silicon dioxide. The gate oxide layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer, and the layer is maintained at less than or equal to 400° C. during the exposing. Subsequently, the nitrogen within the layer is thermally annealed to bond at least a majority of the nitrogen to silicon. At least one conductive layer is formed over the gate oxide layer. Source/drain regions are formed within the semiconductive substrate, and are gatedly connected to one another by the at least one conductive layer.

In yet another aspect, the invention encompasses transistor structures.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a diagrammatic, cross-sectional view of a semiconductor wafer fragment at an initial processing step of a method of the present invention.

FIG. 2 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 1.

FIG. 3 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 2.

FIG. 4 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 3.

FIG. 5 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 4.

FIG. 6 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).

A method of the present invention is described with reference to FIGS. 1-6. Referring initially to FIG. 1, a semiconductor wafer fragment 10 comprises a substrate 12 having a silicon-oxide-containing layer 14 formed thereover. Substrate 12 can comprise, for example, monocrystalline silicon lightly-doped with a background p-type dopant. To aid in interpretation of the claims that follow, the terms “semiconductive substrate” and “semiconductor substrate” are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Silicon-oxide-containing layer 14 can comprise, for example, any material comprising silicon oxide, including, for example, silicon dioxide, borophosphosilicate glass (BPSG), etc. In a particular embodiment of the present invention, layer 14 comprises silicon dioxide, and is ultimately utilized as a gate oxide layer in a transistor structure. In such embodiment, layer 14 can have a thickness of from about 5 Å to about 60 Å. Oxide layer 14 has a lower surface 15 on substrate 12 and an upper surface 17 above substrate 12 and opposing surface 15 .

Referring next to FIG. 2, oxide-containing layer 14 has nitrogen (shown in FIG. 2 as “N”) implanted therein. The nitrogen within layer 14 is shown by stippling, and a dashed line 16 is shown to indicate a lowermost boundary of the implanted nitrogen. A predominant portion of the implanted nitrogen is preferably within an upper half of oxide layer 14 , and more preferably within an upper third of oxide layer 14 . In particular embodiments, an entirety of the implanted nitrogen is in an upper half of oxide layer 14 , and the entirety of the implanted nitrogen can be in an upper third of oxide layer 14 , the upper fourth of layer 14 , or the upper fifth of layer 14 , for example.

An exemplary method of providing nitrogen within oxide layer 14 is to expose layer 14 to activated nitrogen from a nitrogen-containing plasma and thereby introduce nitrogen into layer 14 , with the term “activated” indicating that the nitrogen species is different than the form of nitrogen fed to the plasma. An activated nitrogen species can comprise, for example, a nitrogen ion or a nitrogen atom in an energy state higher than its ground state. Introduction of nitrogen into layer 14 forms a nitrogen-enriched upper region 18 of layer 14 and a non-nitrogen-enriched region 20 beneath region 18 .

The nitrogen-containing plasma can be formed from, for example, N ₂ , NH ₃ and/or N ₂ O. The plasma can be predominantly composed of nitrogen-containing species, consist essentially of nitrogen-containing species, or consist entirely of nitrogen-containing species. In exemplary embodiments, layer 14 is maintained at a temperature of less than or equal to 400° C. during the exposure to the nitrogen-containing plasma. Such can alleviate diffusion of nitrogen into a lower half of oxide layer 14 . Particular exemplary temperatures can be from 50° C. to 400° C., with a suitable temperature being about 65° C. The nitrogen-containing plasma can be maintained with a power of from about 500 watts to about 5,000 watts during exposure of layer 14 to the plasma, and in particular embodiments can be maintained with a power of from about 500 watts to about 3,000 watts during the exposing. A pressure within a reaction chamber comprising the plasma and oxide layer 14 can be less than about 3 Torr, and can be, for example, from about 5 mTorr to about 10 mTorr. The time of exposure of layer 14 to the nitrogen-containing plasma is preferably for a time of less than or equal to about 1 minute, and in particular embodiments can be for a time of from about 3 seconds to about 1 minute. An exemplary process utilizes an exposure time of from about 10 seconds to about 15 seconds.

Referring to FIG. 3, layer 14 is exposed to an annealing temperature which causes at least some of the nitrogen within region 18 to bond to silicon proximate the nitrogen and accordingly form Si—N bonds which retain the nitrogen within layer 14 . The annealing can comprise thermal processing at a temperature of less than 1,100° C. for a time of at least 3 seconds, and can comprise, for example, a temperature of 700° C. for a time of about 30 seconds, or 1,050° C. for a time of about 5 seconds. Alternatively, the annealing can comprise rapid thermal processing (RTP) utilizing a ramp rate of at least 50° C./second to a temperature of less than 1,000° C., with such temperature being maintained for at least about 30 seconds. Suitable processing can include a temperature of about 900° C. for a time of about 60 seconds.

Preferably, a predominant portion of the nitrogen within layer 14 is bonded to silicon of the layer during the annealing, and more preferably, all of the nitrogen within layer 14 is bonded to silicon during the annealing. The bonded nitrogen is precluded from migrating downwardly into layer 14 , and accordingly is locked into region 18 . In exemplary embodiments, the nitrogen does not migrate below an upper half of oxide region 14 during the annealing, and accordingly, the nitrogen preferably remains within an upper half of layer 14 after the annealing. In other exemplary embodiments, the nitrogen does not migrate below an upper third of layer 14 during the annealing, and accordingly is retained in an upper third of layer 14 after the annealing. Additionally, an entirety of the nitrogen can be in upper fourth of layer 14 after the annealing, or in an upper fifth of layer 14 after the annealing. In particular embodiments of the invention, there is no measurable nitrogen below the top 50% of layer 14 , and in exemplary embodiments there is no measurable nitrogen below the top 10 Å of layer 14 .

A reason for which it is desired to keep nitrogen in an upper half, or more preferably an upper third, of layer 14 is to alleviate any possibility that nitrogen will migrate through layer 14 and to an upper surface of substrate 12 . If nitrogen should reach the upper surface of substrate 12 , such can effectively alter a dopant concentration within the effected region of substrate 12 , and change electrical characteristics of devices ultimately formed over substrate 12 . For instance, if oxide layer 14 is ultimately utilized as a gate oxide, then the region of substrate 12 beneath oxide layer 14 will be a channel region of a transistor gate. If nitrogen migrates through layer 14 and into the channel region, such can affect a threshold voltage of a transistor device, and destroy the device for its intended purpose.

Referring to FIG. 4, a stack 30 is formed over layer 14 . Stack 30 comprises materials which are ultimately to be patterned into a transistor gate, and accordingly comprises at least one conductive layer. In the shown embodiment, stack 30 comprises two conductive layers, and specifically comprises conductive layers 32 and 34 . Stack 30 further comprises an insulative layer 36 formed over conductive layers 32 and 34 . Conductive layer 32 can comprise, for example, conductively-doped silicon such as, for example, conductively-doped polysilicon, and can be doped with either n-type or p-type conductivity-enhancing dopant. Conductive layer 34 can comprise, for example, a metal silicide, such as, for example, tungsten silicide or titanium silicide. Insulative layer 36 can comprise, for example, silicon nitride.

If conductive layer 32 comprises conductively-doped silicon, the nitrogen within layer 14 can block migration of dopants from polysilicon 32 into substrate 12 . Such can alleviate problems which would otherwise occur if dopant were to migrate through oxide layer 14 and into the substrate 12 . Problems which can occur through dopant migration from conductively doped layer 32 into substrate 12 are similar to the problems discussed above which can occur if nitrogen migrates from region 18 of oxide layer 14 into substrate 12 , and correspond to problems associated with undesired doping of a channel region formed in substrate 12 . Such problems can be particularly severe if p-type doped polysilicon is utilized as a conductive material in forming a PMOS device.

Referring to FIG. 5, oxide layer 14 and stack 30 are patterned into a transistor gate structure 40 . Such patterning can be accomplished by, for example, photolithographic processing wherein a masking layer (such as photoresist) is formed over stack 30 and a pattern is transferred from the patterned masking layer to stack 30 and oxide 14 . The masking layer (not shown) can then be removed after transfer of the pattern to lead to resulting structure 40 . It is noted that although oxide layer 14 is shown patterned together with stack 30 , the invention encompasses other embodiments wherein only stack 30 is patterned.

Lightly doped diffusion (Ldd) regions 42 are shown formed adjacent structure 40 , and can be formed by, for example, implanting a conductivity-enhancing dopant into substrate 12 after forming patterned gate structure 40 . Regions 42 can comprise one or both of either n-type conductivity-enhancing dopant or p-type conductivity-enhancing dopant, depending on the type of transistor device which is ultimately to be formed, (i.e., depending on whether the device is to be a PMOS transistor or an NMOS transistor).

Referring to FIG. 6, sidewalls 44 are shown formed adjacent gate structure 40 . Sidewalls 44 typically comprise an insulative material, and can comprise, for example, silicon dioxide or silicon nitride. Sidewalls 44 can be formed by, for example, forming a layer of material over substrate 12 and structure 40 , and subsequently anisotropically etching the layer of material to leave sidewall spacers 44 along sidewalls of structure 40 .

Source/drain regions 46 are shown formed within substrate 12 and adjacent lightly doped diffusion regions 42 . Source/drain regions 46 can be formed by, for example, implanting conductivity-enhancing dopant into substrate 12 after formation of sidewall spacers 44 . Source/drain regions 46 are preferably heavily-doped (i.e., doped to a concentration of greater than 1×10 ¹⁹ atoms/cm ³ ) with conductivity-enhancing dopant. The conductivity-enhancing dopant can be either n-type or p-type depending on the type of transistor device which is ultimately to be formed.

Gate structure 40 , together with regions 42 and 46 , defines a field effect transistor. A channel region 48 of such transistor is defined to be beneath oxide layer 14 . Structure 40 can be utilized to control channel region 48 so as to gatedly connect a source/drain region on one side of gate 40 with a source/drain region on other side of gate 40 .

It is noted that the structures of FIGS. 4-6 are not drawn to scale, and specifically that layer 14 is shown much larger in proportion to layers 32 , 34 and 36 than would typically occur in actual structures. Layer 14 is shown in such proportion to permit the portions 18 and 20 of layer 14 to be clearly illustrated in the drawings.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.