Beffa, Raymond J. (Boise, ID, US)

Plaque It!

11/543246

10/07/2008

10/03/2006

Images are available in PDF form when logged in. To view PDFs, Login  or  Create Account (Free!)

Click for automatic bibliography generation

Micron Technology, Inc. (Boise, ID, US)

700/108

250/306, 250/492.1, 700/213, 700/109, 700/121, 250/234, 700/95

G06F19/00

700/108, 250/306, 250/492.1, 700/213, 700/116, 700/109, 700/121, 250/234, 700/95

4027246	Automated integrated circuit manufacturing system	May, 1977	Caccoma et al.
4032949	Integrated circuit fusing technique	June, 1977	Bierig
4150331	Signature encoding for integrated circuits	April, 1979	Lacher
4454413	Apparatus for tracking integrated circuit devices	June, 1984	Morton, Jr.
4455495	Programmable semiconductor integrated circuitry including a programming semiconductor element	June, 1984	Masuhara et al.
4460999	Memory tester having memory repair analysis under pattern generator control	July, 1984	Schmidt
4510673	Laser written chip identification method	April, 1985	Shils et al.
4534014	Mechanically programmable read only memory	August, 1985	Ames
4667403	Method for manufacturing electronic card modules	May, 1987	Edinger et al.
4871963	Method and apparatus for testing EPROM type semiconductor devices during burn-in	October, 1989	Cozzi
4954453	Method of producing an article comprising a multichip assembly	September, 1990	Venutolo
4958373	Defect-recognition processing apparatus	September, 1990	Usami et al.
4967381	Process control interface system for managing measurement data	October, 1990	Lane et al.
4985988	Method for assembling, testing, and packaging integrated circuits	January, 1991	Littlebury
5003251	Bar code reader for printed circuit board	March, 1991	Fuoco
5043657	Marking techniques for identifying integrated circuit parts at the time of testing	August, 1991	Amazeen et al.
5103166	Semiconductor integrated circuit chip having an identification circuit therein	April, 1992	Jeon et al.
5105362	Method for producing semiconductor devices	April, 1992	Kotani
5110754	Method of making a DRAM capacitor for use as an programmable antifuse for redundancy repair/options on a DRAM	May, 1992	Lowrey et al.
5118369	Microlabelling system and process for making microlabels	June, 1992	Shamir
5175774	Semiconductor wafer marking for identification during processing	December, 1992	Truax et al.
5197650	Die bonding apparatus	March, 1993	Monzen et al.
5217834	Methods of forming and inspecting semiconductor device patterns	June, 1993	Higaki
5219765	Method for manufacturing a semiconductor device including wafer aging, probe inspection, and feeding back the results of the inspection to the device fabrication process	June, 1993	Yoshida et al.
5226118	Data analysis system and method for industrial process control systems	July, 1993	Baker et al.
5235550	Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts	August, 1993	Zagar
5253208	Identification circuit for indicating redundant row or column substitution	October, 1993	Kang
5256562	Method for manufacturing a semiconductor device using a circuit transfer film	October, 1993	Vu et al.
5256578	Integral semiconductor wafer map recording	October, 1993	Corley et al.
5271796	Method and apparatus for detecting defect on semiconductor substrate surface	December, 1993	Miyashita et al.
5289113	PROM for integrated circuit identification and testing	February, 1994	Meaney et al.
5294812	Semiconductor device having identification region for carrying out failure analysis	March, 1994	Hashimoto et al.
5296402	Method for manufacturing a DRAM having a second effective capacitor area	March, 1994	Ryou
5301143	Method for identifying a semiconductor die using an IC with programmable links	April, 1994	Ohri et al.
5326709	Wafer testing process of a semiconductor device comprising a redundancy circuit	July, 1994	Moon et al.
5345110	Low-power fuse detect and latch circuit	September, 1994	Renfro et al.
5347463	System and method for line production management	September, 1994	Nakamura et al.
5350715	Chip identification scheme	September, 1994	Lee
5352945	Voltage compensating delay element	October, 1994	Casper et al.
5355320	System for controlling an integrated product process for semiconductor wafers and packages	October, 1994	Erjavic et al.
5360747	Method of reducing dice testing with on-chip identification	November, 1994	Larson et al.
5399531	Single semiconductor wafer transfer method and plural processing station manufacturing system	March, 1995	Wu
5420796	Method of inspecting planarity of wafer surface after etchback step in integrated circuit fabrication	May, 1995	Weling et al.
5424652	Method and apparatus for testing an unpackaged semiconductor die	June, 1995	Hembree et al.
5428311	Fuse circuitry to control the propagation delay of an IC	June, 1995	McClure
5440240	Z-axis interconnect for discrete die burn-in for nonpackaged die	August, 1995	Wood et al.
5440493	Lot transporting system between stations having different manufacturing equipment	August, 1995	Doida
5442561	Production management system and its application method	August, 1995	Yoshizawa et al.
5448488	Computer-controlled individual chip management system for processing wafers	September, 1995	Oshima
5450326	Graphical display discriminant factor indicator for anomaly identification in semiconductor manufacture batch process	September, 1995	Black
5467304	Semiconductor integrated circuit	November, 1995	Uchida et al.
5477493	Semiconductor device having a boundary scan test circuit	December, 1995	Danbayashi
5483175	Method for circuits connection for wafer level burning and testing of individual dies on semiconductor wafer	January, 1996	Ahmad et al.
5495417	System for automatically producing different semiconductor products in different quantities through a plurality of processes along a production line	February, 1996	Fuduka et al.
5504369	Apparatus for performing wafer level testing of integrated circuit dice	April, 1996	Dasse et al.
5511005	Wafer handling and processing system	April, 1996	Abbe et al.
5516028	Process and system for temperature control and in-line testing of electronic, electromechanical and mechanical modules	May, 1996	Rasp et al.
5537325	Apparatus for and method of manufacturing semiconductor wafer	July, 1996	Iwakiri et al.
5538141	Test flow assurance using memory imprinting	July, 1996	Gross, Jr. et al.
5539235	Metal programmed transistor array	July, 1996	Allee
5550838	Method for testing characteristics of a semiconductor memory device in a series of steps	August, 1996	Okajima
5563832	Semiconductor memory device having interface units memorizing available memory cell sub-arrays	October, 1996	Kagami
5568408	Automatic repair data editing system associated with repairing system for semiconductor integrated circuit device	October, 1996	Maeda
5570293	Method and device for manufacturing a semiconductor chip	October, 1996	Tanaka et al.
5581510	Method of testing flash memory	December, 1996	Furusho et al.
5590069	Method and apparatus for providing ROM in an integrated circuit having update through single substance layer modification capability	December, 1996	Levin
5600171	Mask ROM device	February, 1997	Makihara et al.
5603412	Apparatus and semiconductor component for assuring test flow compliance	February, 1997	Gross, Jr. et al.
5606193	DRAM and MROM cells with similar structure	February, 1997	Ueda et al.
5617366	Method and apparatus for a test control circuit of a semiconductor memory device	April, 1997	Yoo
5619469	Fuse redundancy circuitry for a semiconductor memory device	April, 1997	Joo
5625816	Method and system for generating product performance history	April, 1997	Burdick et al.
5642307	Die identifier and die indentification method	June, 1997	Jernigan
5654204	Die sorter	August, 1997	Anderson
5726074	Method and apparatus for manufacturing semiconductor device	March, 1998	Yabe
5764650	Intelligent binning for electrically repairable semiconductor chips	June, 1998	Debenham
5787012	Integrated circuit with identification signal writing circuitry distributed on multiple metal layers	July, 1998	Levitt
5787190	Method and apparatus for pattern recognition of wafer test bins	July, 1998	Peng et al.
5801067	Method for recording and identifying integrated circuit chips and the like	September, 1998	Shaw et al.
5801965	Method and system for manufacturing semiconductor devices, and method and system for inspecting semiconductor devices	September, 1998	Takagi et al.
5805472	Test handler for semiconductor devices	September, 1998	Fukasawa
5822218	Systems, methods and computer program products for prediction of defect-related failures in integrated circuits	October, 1998	Moosa et al.
5828778	Method and apparatus for analyzing failure of semiconductor wafer	October, 1998	Hagi et al.
5837558	Integrated circuit chip packaging method	November, 1998	Zuniga et al.
5844803	Method of sorting a group of integrated circuit devices for those devices requiring special testing	December, 1998	Beffa
5856923	Method for continuous, non lot-based integrated circuit manufacturing	January, 1999	Jones et al.
5865319	Automatic test handler system for IC tester	February, 1999	Okuda et al.
5867505	Method and apparatus for testing an integrated circuit including the step/means for storing an associated test identifier in association with integrated circuit identifier for each test to be performed on the integrated circuit	February, 1999	Beffa
5889674	Method and system for generating product performance history	March, 1999	Burdick et al.
5890807	Method for identifying an apparatus or device utilizing a randomly produced characteristic thereof	April, 1999	Ingel et al.
5895962	Structure and a method for storing information in a semiconductor device	April, 1999	Zheng et al.
5907492	Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs	May, 1999	Akram et al.
5915231	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture	June, 1999	Beffa
5927512	Method for sorting integrated circuit devices	July, 1999	Beffa
5946497	System and method for providing microprocessor serialization using programmable fuses	August, 1999	Lee et al.
5950012	Single chip microprocessor circuits, systems, and methods for self-loading patch micro-operation codes and patch microinstruction codes	September, 1999	Shiell et al.
5963881	Method and system for enhancing the identification of causes of variations in the performance of manufactured articles	October, 1999	Kahn et al.
5976899	Reduced terminal testing system	November, 1999	Farnworth et al.
5991699	Detecting groups of defects in semiconductor feature space	November, 1999	Kulkarni et al.
5994915	Reduced terminal testing system	November, 1999	Farnworth et al.
6000830	System for applying recipe of semiconductor manufacturing apparatus	December, 1999	Asano et al.
6018686	Electrically imprinting a semiconductor die with identifying information	January, 2000	Orso et al.
6049624	Non-lot based method for assembling integrated circuit devices	April, 2000	Wilson et al.
6055463	Control system and method for semiconductor integrated circuit test process	April, 2000	Cheong et al.
6067507	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processd during their manufacture	May, 2000	Beffa
6072574	Integrated circuit defect review and classification process	June, 2000	Zeimantz
6075216	Device transfer and reinspection method for IC handler	June, 2000	Nakamura et al.
6100486	Method for sorting integrated circuit devices	August, 2000	Beffa
6122563	Method of sorting a group of integrated circuit devices for those devices requiring special testing	September, 2000	Beffa
6130442	Memory chip containing a non-volatile memory register for permanently storing information about the quality of the device and test method therefor	October, 2000	Di Zenzo et al.
6138256	Intelligent binning for electrically repairable semiconductor chips	October, 2000	Debenham
6147316	Method for sorting integrated circuit devices	November, 2000	Beffa
6148307	Method and system for generating product performance history	November, 2000	Burdick et al.
6190972	Method for storing information in a semiconductor device	February, 2001	Zheng et al.
6194738	Method and apparatus for storage of test results within an integrated circuit	February, 2001	Debenham et al.
6208947	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture	March, 2001	Beffa
6219810	Intelligent binning for electrically repairable semiconductor chips	April, 2001	Debenham
6226394	Non-lot based method for assembling integrated circuit devices	May, 2001	Wilson et al.
6259520	Integrated circuit defect review and classification process	July, 2001	Zeimantz
6265232	Yield based, in-line defect sampling method	July, 2001	Simmons
6292009	Reduced terminal testing system	September, 2001	Farnworth et al.
6307171	Method for sorting integrated circuit devices	October, 2001	Beffa
6350959	Method for sorting integrated circuit devices	February, 2002	Beffa
6363295	Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs	March, 2002	Akram
6363329	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture	March, 2002	Beffa
6365421	Method and apparatus for storage of test results within an integrated circuit	April, 2002	Debenham et al.
6365860	Method for sorting integrated circuit devices	April, 2002	Beffa
6365861	Method for sorting integrated circuit devices	April, 2002	Beffa
6373011	Method for sorting integrated circuit devices	April, 2002	Beffa
6373566	Integrated circuit defect review and classification process	April, 2002	Zeimantz
6400840	Non-lot based method for assembling integrated circuit devices	June, 2002	Wilson et al.
6424168	Reduced terminal testing system	July, 2002	Farnworth et al.
6427092	Method for continuous, non lot-based integrated circuit manufacturing	July, 2002	Jones et al.
6437271	Method for sorting integrated circuit devices	August, 2002	Beffa
6441897	Integrated circuit defect review and classification process	August, 2002	Zeimantz
6504123	Process for sorting integrated circuit devices	January, 2003	Beffa
6529793	Method of sorting a group of integrated circuit devices for those devices requiring special testing	March, 2003	Beffa
6534785	Reduced terminal testing system	March, 2003	Farnworth et al.
6553276	Method of using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs	April, 2003	Akram et al.
6588854	Nonlot based method for assembling integrated circuit devices	July, 2003	Wilson et al.
6594611	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture	July, 2003	Beffa
6613590	Yield based, in-line defect sampling method	September, 2003	Simmons
6636068	Device and method for isolating a short-circuited integrated circuit (IC) from other ICs on a semiconductor wafer	October, 2003	Farnworth
6654114	Integrated circuit defect review and classification process	November, 2003	Zeimantz
6703573	Method for sorting integrated circuit devices	March, 2004	Beffa
6788993	Sorting a group of integrated circuit devices for those devices requiring special testing	September, 2004	Beffa
6895538	Method for testing a device and a test configuration including a device with a test memory	May, 2005	Benedix et al.
6944567	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting ICs mis-processed during their manufacture	September, 2005	Beffa
7120287	Non-lot based method for assembling integrated circuit devices	October, 2006	Wilson et al.
7120513	Method for using data regarding manufacturing procedures integrated circuits (ICS) have undergone, such as repairs, to select procedures the ICS will undergo, such as additional repairs	October, 2006	Akram et al.
7124050	Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture	October, 2006	Beffa
7155300	Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs	December, 2006	Akram et al.

EP0849675	June, 1998			Volatile memory chip with non-volatile memory locations for storing quality information
JP58050728	March, 1983
JP58052814	March, 1983
JP58060529	April, 1983
JP61120433	June, 1986
JP02164017	June, 1990			SEMICONDUCTOR MANUFACTURING APPARATUS
JP02246312	October, 1990			DISCRIMINATION OF CHIP
JP04080949	March, 1992			LEAD FRAME
JP04318911	November, 1992			METHOD OF CONTROLLING PROCESSING PROCESS IN MULTIKIND MANUFACTURE LINE
JP05013529	January, 1993			SEMICONDUCTOR INTEGRATED CIRCUIT
JP05074909	March, 1993			WAFER TEST METHOD
JP05121573	May, 1993			MARKING METHOD
JP05315207	November, 1993			SEMICONDUCTOR DEVICE
JP06013443	January, 1994			MANUFACTURE OF SEMICONDUCTOR DEVICE
JP06267809	September, 1994			MULTIPLE-CHAMBER APPARATUS HAVING WAFER-ID READING FUNCTION
JP06349691	December, 1994			SEMICONDUCTOR DEVICE AND DEVICE AND METHOD FOR MANUFACTURING IT
JP07050233	February, 1995			SEMICONDUCTOR CHIP
JP07066091	March, 1995			WAFER, IDENTIFICATION INFORMATION READING METHOD, METHOD AND APPARATUS FOR MANUFACTURING INTEGRATED CIRCUIT
JP07335510	December, 1995			SEMICONDUCTOR DEVICE, SUPPLY OF ITS IDENTIFIER AND DEFECT ANALYSIS
JP08162380	June, 1996			PRODUCTION CONTROL OF ELECTRONIC PART AND QUALITY CONTROL METHOD
JP10104315	April, 1998			DEVICE AND METHOD FOR INSPECTING SEMICONDUCTOR INTEGRATED CIRCUIT
JP11008327	January, 1999			METHOD FOR PROVIDING SEMICONDUCTOR CHIP IDENTIFICATION CODE AND METHOD FOR MANAGING SEMICONDUCTOR CHIP
SU1151333	April, 1985

Fresonke, Dean, In-Fab Identification of Silicon Wafers with Clean, Laser Marked Barcodes, Advanced Semiconductor Manufacturing Conference and Workshop, 1994, IEEE/SEMI, pp. 157-160.

Masinick, Michael D.

TraskBritt

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 11/240,178, filed Sep. 29, 2005, now U.S. Pat. No. 7,117,063, Oct. 3, 2006, which is a continuation of application Ser. No. 10/791,193, filed Mar. 2, 2004, now U.S. Pat. No. 7,107,117, issued Sep. 12, 2006, which is a continuation of application Ser. No. 10/379,257, filed Mar. 3, 2003, now U.S. Pat. No. 6,788,993, issued Sep. 7, 2004, which is a continuation of application Ser. No. 09/607,201, filed Jun. 28, 2000, now U.S. Pat. No. 6,529,793, issued Mar. 4, 2003, which is a continuation of application Ser. No. 09/145,758, filed Sep. 2, 1998, now U.S. Pat. No. 6,122,563, issued Sep. 19, 2000, which is a continuation of application Ser. No. 08/801,565, filed Feb. 17, 1997, now U.S. Pat. No. 5,844,803, issued Dec. 1, 1998, which is related to: a application having Ser. No. 08/591,238, entitled “METHOD AND APPARATUS [sic] FOR STORAGE OF TEST RESULTS WITHIN AN INTEGRATED CIRCUIT,” and filed Jan. 17, 1996; a application having Ser. No. 08/664,109, entitled “A STRUCTURE AND A METHOD FOR STORING INFORMATION IN A SEMICONDUCTOR DEVICE,” and filed Jun. 13, 1996, now U.S. Pat. No. 5,895,962, issued Apr. 20, 1999; an application having Ser. No. 08/785,353, entitled “METHOD FOR SORTING INTEGRATED CIRCUIT DEVICES,” and filed Jan. 17, 1997, now U.S. Pat. No. 5,927,512, issued Jul. 27, 1999; a application having Ser. No. 08/822,731, entitled “METHOD FOR CONTINUOUS, NON LOT-BASED INTEGRATED CIRCUIT MANUFACTURING,” and filed Mar. 24, 1997, now U.S. Pat. No. 5,856,923, issued Jan. 5, 1999; a application having Ser. No. 08/806,442, entitled “METHOD IN AN INTEGRATED CIRCUIT (IC) MANUFACTURING PROCESS FOR IDENTIFYING AND RE-DIRECTING IC'S [sic] MIS-PROCESSED DURING THEIR MANUFACTURE,” and filed Feb. 26, 1997, now U.S. Pat. No. 5,915,231, issued Jun. 22, 1999; and a application having Ser. No. 08/871,015, entitled “METHOD FOR USING DATA REGARDING MANUFACTURING PROCEDURES INTEGRATED CIRCUITS (IC'S) [sic] HAVE UNDERGONE, SUCH AS REPAIRS, TO SELECT PROCEDURES THE IC'S [sic] WILL UNDERGO, SUCH AS ADDITIONAL REPAIRS,” and filed Jun. 6, 1997, now U.S. Pat. No. 5,907,492, issued May 25, 1999.

What is claimed is:

1. A method in an integrated circuit (IC) manufacturing process for sorting a plurality of IC devices of the type having an identification (ID) code into those IC devices requiring a first testing process and those IC devices requiring a second testing process, the method comprising: programming each of the plurality of IC devices with a unique ID code to the IC device while in wafer form; storing data in association with the ID code of each of the plurality of IC devices that indicates each of the IC devices requires one of the first and second testing processes for automatically reading the ID code of each of the plurality of IC devices; accessing the testing process requirement data stored in association with the automatically read ID code of each of the plurality of IC devices; and sorting the IC devices in accordance with the accessed data into those IC devices requiring the first testing process and those IC devices requiring the second testing process.

2. The method of claim 1, wherein the step of storing data in association with the ID code of each of the plurality of IC devices comprises storing at least one of fabrication deviation data, probe data, standard test data, special test data, and enhanced reliability testing data in association with the ID code of at least some of the IC devices.

3. The method of claim 1, wherein the step of storing data comprises storing a Quality Deviation Report (QDR).

4. The method of claim 1, wherein the step of storing data comprises storing data indicating one or more semiconductor wafers have been misprocessed.

5. The method of claim 1, wherein the step of storing data comprises storing data indicating one or more semiconductor wafers have relatively low yields.

6. The method of claim 1, wherein the step of storing data comprises storing data indicating one or more semiconductor wafer lots have relatively low yields.

7. The method of claim 1, wherein the step of storing data comprises storing data indicating IC devices from the same die location on each of a series of semiconductor wafers have relatively low yields.

8. The method of claim 1, wherein the step of storing data comprises storing data indicating semiconductor wafers fabricated using the same piece of fabrication equipment have relatively low yields.

9. The method of claim 1, wherein the step of storing data comprises storing data indicating semiconductor wafers tested using the same piece of test equipment have relatively low yields.

10. The method of claim 1, wherein the first and second testing processes comprise respective standard and special testing processes, wherein the step of storing data comprises storing special test data indicating that IC devices previously indicated to require the special testing process instead require the standard testing process.

11. The method of claim 1, wherein the step of storing data in association with the ID code of each of the plurality of IC devices comprises storing data in association with the ID codes of one or more IC devices other than those IC devices in the plurality of IC devices to be sorted that are at a different point in the IC manufacturing process than the IC devices to be sorted.

12. The method of claim 1, wherein the step of automatically reading the ID code of each of the plurality of IC devices comprises electrically retrieving a unique fuse ID programmed into each of the plurality of IC devices.

13. The method of claim 1, wherein the step of automatically reading the ID code of each of the plurality of IC devices comprises optically reading a unique ID code provided on each of the plurality of IC devices.

14. The method of claim 13, wherein the step of optically reading a unique ID code provided on each of the plurality of IC devices comprises optically reading a unique laser fuse ID programmed into each of the plurality of IC devices.

15. The method of claim 1, wherein the step of sorting the IC devices in accordance with the accessed data into those IC devices requiring the first testing process and those IC devices requiring the second testing process comprises sorting the IC devices before a standard testing process into those IC devices requiring an enhanced reliability testing process and those IC devices requiring the standard testing process.

16. The method of claim 1, wherein the step of sorting the IC devices in accordance with the accessed data into those IC devices requiring the first testing process and those IC devices requiring the second testing process comprises sorting the IC devices during a standard testing process into those IC devices requiring an enhanced reliability testing process and those IC devices requiring the standard testing process.

17. The method of claim 1, wherein the step of sorting the IC devices in accordance with the accessed data into those IC devices requiring the first testing process and those IC devices requiring the second testing process comprises sorting the IC devices after a standard testing process into those IC devices requiring an enhanced reliability testing process and those IC devices finished with testing.

18. The method of claim 1, wherein the step of accessing the testing process requirement data comprises accessing one of fabrication equipment data, fabrication personnel data, fabrication set-up data, time and date data, yield data, and test data.

19. The method of claim 1, wherein each of the IC devices has an associated lot ID, wherein the step of accessing the testing process requirement data comprises accessing data associated with the lot ID of the IC device associated with each of the automatically read ID codes.

20. A method of manufacturing integrated circuit (IC) devices from semiconductor wafers, the method comprising: storing a permanent unique identification (ID) code to each IC in each of a plurality of ICs of a plurality of semiconductor wafers; storing data in association with the ID code associated with each of the plurality of IC devices that indicates each of the IC devices requires one of first and second testing processes for automatically reading the unique ID code associated with each of the plurality of IC devices accessing the testing process requirement data stored in association with for the automatically read ID code associated with each of the plurality of IC devices; sorting the IC devices in accordance with the accessed data into those IC devices requiring the first testing process and those IC devices requiring the second testing process; and testing the sorted IC devices using the first and second testing processes.

21. The method of claim 20, wherein the step of fabricating a plurality of ICs on each of the wafers comprises fabricating ICs selected from a group comprising Dynamic Random Access Memory (DRAM) ICs, Static Random Access Memory (SRAM) ICs, Synchronous DRAM (SDRAM) ICs, and processor ICs.

22. The method of claim 20, wherein the step of causing each of the ICs on each of the wafers to permanently store an ID code comprises programming each of the ICs on each of the wafers to permanently store a unique fuse ID.

23. The method of claim 22, wherein the step of programming each of the ICs on each of the wafers to permanently store a unique fuse ID comprises programming at least one of fuses and anti-fuses in each of the ICs on each of the wafers to permanently store a unique fuse ID that indicates at least one of a lot ID, work week, wafer ID, die location, and fabrication facility ID.

24. The method of claim 20, wherein the step of assembling each of the IC dice into an IC device comprises assembling each of the IC dice into an IC device selected from a group comprising a lead frame IC device, a Chip-On-Board (COB) IC device, and a flip-chip IC device.

25. The method of claim 20, wherein the step of storing data occurs during at least one of the steps of fabricating and testing.

26. The method of claim 20, wherein the steps of automatically reading the ID code and sorting occur at one of a point before the step of testing, a point during the step of testing, and a point after the step of testing.

27. A method in an integrated circuit (IC) manufacturing process for separating IC devices requiring special testing from a group of IC devices undergoing standard test procedures, the IC devices being of the type having an identification (ID) code, the method comprising: programming each IC device to have a unique ID code; storing data in association with the ID code of the plurality of IC devices that indicates each of the plurality of IC devices requires one of special testing and standard testing for automatically reading the ID code of each of the plurality of IC devices for accessing the data stored in association with the automatically read ID code of each of the plurality of IC devices; and sorting the IC devices during the standard test procedures in accordance with the accessed data for those IC devices requiring special testing.

28. A method in an integrated circuit (IC) manufacturing process for separating IC devices requiring special testing from a group of IC devices undergoing standard test procedures, the IC devices being of the type having an identification (ID) code, the method comprising: storing a unique ID code in each IC device of a plurality of IC devices in wafer form: storing fabrication deviation data in association with the ID code of at least one of the plurality of IC devices that indicates the at least one of the plurality of IC devices requires special testing for automatically reading the ID code of the at least one of the plurality of IC devices for accessing the fabrication deviation data stored in association with the automatically read ID code of the at least one of the plurality of IC devices; and sorting the IC devices in accordance with the accessed data for the at least one of the plurality of IC devices requiring special testing.

29. A method in an integrated circuit (IC) manufacturing process for separating IC devices requiring special testing from a group of IC devices that have undergone standard test procedures, the IC devices being of the type having an identification (ID) code, the method comprising: storing a unique ID code in each IC device to the IC device; storing data in association with the ID code of at least one of the plurality of IC devices that indicates the at least one of the plurality of IC devices requires special testing for automatically reading the ID code of the at least one of the plurality of IC devices for accessing the data stored in association with the automatically read ID code of the at least one of the plurality of IC devices; and sorting the IC devices using the unique ID code in accordance with the accessed data for the at least one of the plurality of IC devices requiring special testing.

30. A method in an integrated circuit (IC) manufacturing process for using special test data generated by a first group of IC devices undergoing special testing to sort a second group of IC devices into those requiring the special testing and those requiring standard testing, the IC devices being of the type having an identification (ID) code, the method comprising: programming each IC device to have a unique ID code to the IC device; storing data in association with the ID code of at least one of the second group of IC devices indicating the at least one of the second group of IC devices requires special testing for storing special test data generated by the first group of IC devices in association with the ID code of the at least one of the second group of IC devices indicating the at least one of the second group of IC devices previously indicated to require special testing instead requires standard testing for automatically reading the ID code of the at least for one of the second group of IC devices for accessing the data stored in association for with the automatically read ID code of the at least one of the second group of IC devices; and sorting the second group of IC devices using the unique ID code of each IC device in accordance with the accessed data so the at least one of the second group of IC devices undergoes standard testing.

31. A manufacturing method for sorting semiconductor devices each having an identification code after a first testing process to determine any semiconductor device requiring a second testing process comprising: storing data in association with the identification code of each semiconductor device that indicates if the semiconductor device requires a second testing process; automatically reading the identification code of each semiconductor device; accessing the testing process requirement data stored in association with the automatically read identification code of each semiconductor device; and sorting the semiconductor device in accordance with the accessed data into those semiconductor devices only requiring a first testing process and those semiconductor devices requiring the second testing process.

32. A classification method for semiconductor devices each having an identification code after a first testing process to determine any semiconductor device requiring a second testing process comprising: storing data in association with the identification code of each semiconductor device that indicates if the semiconductor device requires a second testing process; automatically reading the identification code of each semiconductor device; accessing the testing process requirement data stored in association with the automatically read identification code of each semiconductor device; and sorting the semiconductor device in accordance with the accessed data into those semiconductor devices only requiring a first testing process and those semiconductor devices requiring the second testing process.

33. A quality assurance method for semiconductor devices having an identification code after a first testing process to determine any semiconductor device requiring a second testing process comprising: storing data in association with the identification code of each semiconductor device that indicates if the semiconductor device requires a second testing process for the quality thereof; automatically reading the identification code of each semiconductor device; accessing the testing process requirement data stored in association with the automatically read identification code of each semiconductor device; and sorting the semiconductor device in accordance with the accessed data into those semiconductor devices only requiring a first testing process and those semiconductor devices requiring the second testing process for the quality thereof.

34. A method for determining conformance of semiconductor devices to design specifications of each semiconductor device having an identification code after a first testing process to determine any semiconductor device requiring a second testing process to comply with design specifications comprising: storing data in association with the identification code of each semiconductor device that indicates if the semiconductor device requires a second testing process to comply with design specifications; automatically reading the identification code of each semiconductor device; accessing the testing process requirement data stored in association with the automatically read identification code of each semiconductor device; and sorting the semiconductor device in accordance with the accessed data into those semiconductor devices only requiring a first testing process and those semiconductor devices requiring the second testing process to comply with design specifications.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates in general to integrated circuit (IC) manufacturing and, more specifically, to methods in IC manufacturing processes for sorting IC devices using identification (ID) codes, such as fuse IDs, in the devices.

2. State of the Art

Integrated circuits (ICs) are small electronic circuits formed on the surface of a wafer of semiconductor material, such as silicon, in an IC manufacturing process referred to as “fabrication.” Once fabricated, ICs are electronically probed to evaluate a variety of their electronic characteristics, cut from the wafer on which they were formed into discrete IC dice or “chips,” and then assembled for customer use using various well-known IC packaging techniques, including lead frame packaging, Chip-On-Board (COB) packaging, and flip-chip packaging.

Before being shipped to customers, packaged ICs are generally tested to ensure they will function properly once shipped. Testing typically involves a variety of known test steps, such as pre-grade, burn-in, and final, which test ICs for defects and functionality and grade ICs for speed.

As shown in FIG. 1, a variety of data are collected as ICs proceed through an IC manufacturing process. For example, fabrication deviation data reflecting quality deviations, such as fabrication process errors, are collected during fabrication and summarized in one or more reports commonly referred to as “Quality Deviation Reports” (QDRs). Similarly, data are collected during probe which record the various electronic characteristics of the ICs tested during probe.

When any of the wafers in a wafer lot are deemed to be unreliable because they are low yielding wafers, as indicated by the collected probe data, or because they are misprocessed wafers, as indicated by the QDRs, all the ICs from the wafers in the wafer lot typically undergo special testing, such as enhanced reliability testing, that is more extensive and strict than standard testing. Since a wafer lot typically consists of fifty or more wafers, many ICs that undergo the special testing do not require it because they come from wafers that are not deemed unreliable. Performing special testing on ICs that do not need it is inefficient because such testing is typically more time-consuming and uses more resources than standard testing. Therefore, there is a need in the art for a method of identifying those ICs in a wafer lot that require special testing and sorting the ICs in the wafer lot into those that require special testing and those that do not.

As described in U.S. Pat. Nos. 5,301,143, 5,294,812, and 5,103,166, some methods have been devised to electronically identify individual ICs. Such methods take place “off” the manufacturing line, and involve the use of electrically retrievable identification (ID) codes, such as so-called “fuse IDs,” programmed into individual ICs to identify the ICs. The programming of a fuse ID typically involves selectively blowing an arrangement of fuses and anti-fuses in an IC so that when the fuses or anti-fuses are accessed, they output a selected ID code. Unfortunately, none of these methods addresses the problem of identifying and sorting ICs “on” a manufacturing line.

BRIEF SUMMARY OF THE INVENTION

An inventive method in an integrated circuit (IC) manufacturing process for sorting IC devices of the type having an identification (ID) code, such as a fuse ID, into those devices requiring a first testing process, such as enhanced reliability testing, and those devices requiring a second testing process, such as standard testing, includes storing data in association with the ID code of each of the devices that indicates each of the devices requires the first or the second testing process. The data may include fabrication deviation data, such as a Quality Deviation Report (QDR), probe data, standard test data, or special test data, such as enhanced reliability testing data. Also, the data may, for example, indicate the need for the first or second testing process by indicating that one or more semiconductor wafers or wafer lots have been misprocessed, or have relatively low yields at probe or during testing. Further, the data may be generated by IC devices other than those devices to be sorted, and may be generated at a point in the manufacturing process before or after the point at which sorting will take place.

The ID code of each of the IC devices to be sorted is automatically read. This may be accomplished, for example, by electrically retrieving a unique fuse ID programmed into each of the devices, or by optically reading a unique laser fuse ID programmed into each of the devices. Also, the data stored in association with the automatically read ID code of each of the IC devices is accessed, and the devices are then sorted in accordance with the accessed data into those devices requiring the first testing process and those devices requiring the second testing process.

The present invention thus provides a method that directs those ICs needing enhanced reliability testing to such testing without the need for all ICs from the same wafer lot, including those from reliable wafers, to proceed through special testing.

In additional embodiments, the method described above is included in methods for manufacturing IC devices and Multi-Chip Modules (MCMs) from semiconductor wafers.

In a further embodiment, an inventive sorting method uses special test data generated by a first group of IC devices undergoing special testing to sort a second group of devices of the type having an identification (ID) code, such as a fuse ID, into those devices requiring the special testing and those requiring standard testing. Specifically, the method includes storing data in association with the ID code of some of the IC devices in the second group that indicates the devices require special testing. Special test data generated by the first group of devices is then stored in association with the ID codes of the previously mentioned devices in the second group, and the special test data indicates these devices in the second group that were previously indicated to require special testing instead require only standard testing. The ID codes of these devices in the second group are then automatically read, the data stored in association with the ID codes is accessed, and the second group of devices is sorted in accordance with the accessed data so the appropriate devices in the second group undergo standard testing.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a flow diagram illustrating a conventional procedure in an integrated circuit (IC) manufacturing process for directing ICs to special testing, such as enhanced reliability testing; and

FIG. 2 is a flow diagram illustrating a procedure in an IC manufacturing process for directing ICs to special testing, such as enhanced reliability testing, in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

As shown in FIG. 2, an inventive method 10 for manufacturing integrated circuits (ICs) from a group of semiconductor wafers in a wafer lot 12 includes the step 14 of fabricating the ICs on the wafers. Any fabrication process errors occurring during the fabrication step 14 are noted in a Quality Deviation Report (QDR) 16 . It will be understood by those having skill in the field of this invention that the present invention is applicable to any IC devices, including Dynamic Random Access Memory (DRAM) ICs, Static Random Access Memory (SRAM) ICs, Synchronous DRAM (SDRAM) ICs, processor ICs, Single In-line Memory Modules (SIMMs), Dual In-line Memory Modules (DIMMs), and other Multi-Chip Modules (MCMs).

After fabrication, the ICs are electronically probed in a probe step 18 to evaluate a variety of their electronic characteristics, and data from the probe step 18 are noted and stored as probe data 16 . The probe data 16 may include, for example, data indicating that one or more wafers are providing a relatively low yield of ICs that are functional at probe, or data indicating that an abnormal number of problems are associated with wafers from a particular wafer lot, or with ICs from the same position on a series of wafers, or with ICs processed by a particular piece of fabrication equipment.

Before, during, or after the probe step 18 , ICs fabricated on the wafers are programmed in a program step 20 in the manner described above with a fuse identification (ID) unique to each IC. The fuse ID for each IC is then stored as data in association with the QDR/probe data 16 for that IC. The fuse ID may identify, for example, a wafer lot ID, the week the ICs were fabricated, a wafer ID, a die location on the wafer, and a fabrication facility ID. It will be understood, of course, that the present invention includes within its scope ICs having any ID code, including those having fuse IDs. It will also be understood that the ID code for each IC need not be unique, but instead may only specify the wafer the IC comes from, for example.

Once programmed, the ICs proceed through an assembly step 22 and then to a sort step 24 . At this point in the manufacturing process, QDR/probe data 16 is available not only for those ICs presently at the sort step 24 , but also for those ICs trailing the ICs presently at the sort step 24 which have completed the probe step 18 . Therefore, sufficient QDR/probe data 16 may exist to determine that a particular wafer, for example, is unreliable as a result of low yields from the wafer at the probe step 18 , or as a result of a processing error at the fabrication step 14 . Similarly, sufficient QDR/probe data 16 may exist to determine that wafers from a particular wafer lot are unreliable, or that ICs from a particular location on a series of wafers are unreliable, or that ICs processed by a particular piece of fabrication equipment are unreliable.

As noted above, ICs that are deemed to be unreliable typically require some form of special testing, such as enhanced reliability testing, in which testing standards and methods are more strict than standard testing. Therefore, at the sort step 24 , the fuse IDs of the ICs are automatically read so the QDR/probe data 16 (and test data 26 , 28 , and 30 as described below) stored in association with the fuse IDs may be accessed and used to sort the ICs into those ICs requiring special testing in a special test step 32 , and those ICs requiring only standard testing in one or more test steps 34 and 36 . It should be understood that although the fuse IDs are typically read electronically, they may also be read optically if the fuse ID consists of “blown” laser fuses that are optically accessible.

In general, the test data 26 , 28 , and 30 comprise data generated by ICs at one point in the IC manufacturing process which is used to sort ICs under test at a different point in the process. Thus, for example, test data 26 and 28 generated by ICs from a particular wafer may indicate that the wafer is unreliable because of low yields during the test steps 34 and 36 . As a result, ICs from the same wafer that have yet to be tested may be diverted at the sort step 24 to the special test step 32 .

Similarly, test data 26 and 28 generated by ICs from a particular wafer lot, or by ICs from a particular die location on a series of wafers, or by ICs that were processed by a particular piece of fabrication equipment at the fabrication step 14 , may indicate that ICs respectively from the same wafer lot, or from the same die location, or that were processed by the same piece of fabrication equipment, are unreliable because of low yields or other problems at the test steps 34 and 36 . As a result, ICs respectively from the same wafer lot, or from the same die location, or that were processed by the same piece of fabrication equipment, that have yet to be tested may be diverted at the sort step 24 to the special test step 32 .

Likewise, test data 30 generated by ICs deemed unreliable and tested in the special test step 32 may indicate that similarly situated ICs that have yet to be tested are not, in fact, unreliable, and therefore need not be diverted to the special test step 32 . The test data 26 , 28 , and 30 will be described in more detail below.

Thus, the present invention provides a method 10 that directs those ICs needing special testing to the special testing step 32 without the need for all ICs from the wafer lot 12 , including those from reliable wafers, to proceed through the special testing step 32 . In addition, because the method 10 takes advantage of test data 26 and 28 generated by already tested ICs to sort yet-to-be-tested ICs, the method 10 advantageously provides real-time feedback of data back up the manufacturing line. Further, because the method 10 takes advantage of QDR/probe data 16 generated by ICs trailing ICs presently at the sort step 24 to sort those ICs presently at the sort step 24 , the method 10 advantageously provides real-time feedback of data down the manufacturing line.

Those ICs that proceed on to the standard test step 34 are tested in a variety of well-known ways so the test data 26 may be generated and stored for each IC in association with the fuse ID of the IC. It should be understood that the test step 34 may comprise many individual test procedures, or just one. It should also be understood that the test data 26 may include data such as the following: data identifying the testing equipment that tested the ICs, operating personnel who operated the testing equipment, and the set-up of the equipment when the ICs were tested; and data indicating the time and date the ICs were tested, the yield of shippable ICs through the test step 34 , and test results for the ICs from the various stages of the test step 34 .

The ICs tested in the test step 34 then proceed on to an intra-test sort step 38 , where the fuse ICs of the tested ICs are again automatically read so the ICs can be sorted in accordance with the QDR/probe data 16 , the test data 26 , and the test data 28 and 30 of other previously tested ICs, into those ICs requiring special testing in the special test step 32 , and those ICs eligible to continue with standard testing in the test step 36 .

At the intra-test sort step 38 , the QDR/probe data 16 and test data 26 , 28 , and 30 may identify those ICs in need of special testing in the same manner as described above with respect to the sort step 24 . In addition, the test data 26 and 28 may indicate that ICs that were tested by a particular piece of test equipment at the test step 34 are unreliable because of low yields or other problems at the test steps 34 and 36 . As a result, ICs that were processed by the same piece of test equipment may be diverted at the sort step 38 to the special test step 32 .

Of course, it should be understood that the special test procedures conducted on ICs sorted out in the intra-test sort step 38 may differ from those conducted on ICs sorted out in the sort step 24 . Also, it should be understood that the present invention includes within its scope those methods which include only a pre-test sort step, such as the sort step 24 , or only an intra-test sort step, such as the sort step 38 , or any combination thereof.

Those ICs that continue on to the standard test step 36 are also tested in a variety of well-known ways so the test data 28 may be generated and stored for each IC in association with the fuse ID of the IC. It should be understood that the test step 36 may comprise many individual test procedures, or just one. It should also be understood that the test data 28 may include data such as the following: data identifying the testing equipment that tested the ICs, operating personnel who operated the testing equipment, and the set-up of the equipment when the ICs were tested; and data indicating the time and date the ICs were tested, the yield of shippable ICs through the test step 36 , and test results for the ICs from the various stages of the test step 36 .

The ICs tested in the test step 36 then proceed on to a post-test sort step 40 , where the fuse IDs of the tested ICs are yet again automatically read so the ICs can be sorted in accordance with the QDR/probe data 16 , the test data 26 and 28 , and the test data 30 of other previously tested ICs, into those ICs requiring special testing in the special test step 32 , and those ICs eligible to be shipped (the disposition of non-shippable ICs is not shown).

At the post-test sort step 40 , the QDR/probe data 16 and test data 26 , 28 , and 30 may identify those ICs in need of special testing in the same manner as described above with respect to the sort steps 24 and 38 . In addition, the test data 28 may indicate that ICs that were tested by a particular piece of test equipment at the test step 36 are unreliable because of low yields or other problems at the test step 36 . As a result, ICs that were processed by the same piece of test equipment may be diverted at the sort step 40 to the special test step 32 .

Of course, it should be understood that the special test procedures conducted on ICs sorted out in the post-test sort step 40 may differ from those conducted on ICs sorted out in the sort step 24 and the intra-test sort step 38 . Also, it should be understood that the present invention includes within its scope those methods which include only a pre-test sort step, such as the sort step 24 , only an intra-test sort step, such as the sort step 38 , or only a post-test sort step, such as the sort step 40 , or any combination thereof.

Those ICs that proceed on to the special test step 32 are subjected to a variety of special tests, such as enhanced reliability tests, so the test data 30 may be generated and stored for each IC in association with the fuse ID of the IC. It should be understood that the special test step 32 may comprise many individual test procedures, or just one. It should also be understood that the test data 30 may include data such as the following: data identifying the testing equipment that tested the ICs, operating personnel who operated the testing equipment, and the set-up of the equipment when the ICs were tested; and data indicating the time and date the ICs were tested, the yield of shippable ICs through the test step 32 , and test results for the ICs from the various stages of the test step 32 . Of course, those ICs that pass the special test step 32 are generally allowed to ship.

The present invention thus provides an inventive method for identifying those ICs in a wafer lot that require special testing through the use of ID codes, such as fuse IDs, and for sorting the ICs in the wafer lot into those that require special testing and those that do not using the ID codes of the ICs. The invention also advantageously provides real-time feedback of data up and down the IC manufacturing line by using probe and test data generated by already probed or tested ICs to sort yet-to-be-tested ICs.

Although the present invention has been described with reference to a preferred embodiment, the invention is not limited to this embodiment. For example, while the various steps of the preferred embodiment have been described as occurring in a particular order, it will be understood that these steps need not necessarily occur in the described order to fall within the scope of the present invention. Thus, the invention is limited only by the appended claims, which include within their scope all equivalent methods that operate according to the principles of the invention as described.