|
Match
|
Document |
Document Title |
|
|
7617417 |
Method for reading input/output port data
A method for reading input/output port data is provided. In the present method, a write trap procedure is enabled so that the data is stored in a buffer first when there is data to be written in...
|
|
|
7617416 |
System, method, and apparatus for firmware code-coverage in complex system on chip
Presented herein is a system, method, and apparatus for firmware code-coverage in complex system on chip. A circuit for analyzing code coverage of firmware by test inputs comprises an input and a...
|
|
|
7617064 |
Self-test circuit for high-definition multimedia interface integrated circuits
A high-definition multimedia interface circuit uses a high-definition multimedia interface encoder to produce a plurality of channels of data. An output circuit, connected to the high-definition...
|
|
|
7616631 |
Method and apparatus for debugging protocol traffic between devices in integrated subsystems
A method, apparatus, and computer instructions for a storage subsystem. This subsystem includes controller devices, storage devices, and a communications network. The communications network...
|
|
|
7594206 |
Fault detecting method and layout method for semiconductor integrated circuit
The present invention provides a fault detecting method and a layout method for a semiconductor integrated circuit. The fault detecting method performs detection for faults in a semiconductor...
|
|
|
7587638 |
Method and system for generating and monitoring variable load on an application under test
A facility executes on a central computer system and applies a time-varying load to an application program under test (AUT). The facility executes in a multiple number of modes or hierarchical...
|
|
|
7587636 |
Unit test generalization
A computer system provides a test program and one or more unit tests, such as a traditional unit test and or a parameterized unit test. The system also includes a constraint solver, a theorem...
|
|
|
7584382 |
Method and system for troubleshooting a misconfiguration of a computer system based on configurations of other computer systems
A method and system for identifying a configuration parameter of a “sick” computer system that is at fault for causing an undesired behavior based on analysis of configuration parameters from...
|
|
|
7577875 |
Statistical analysis of sampled profile data in the identification of significant software test performance regressions
Sampled profile data provides information about processor activity during a test. Processor activity can be analyzed to determine an amount of processor resources used to execute the various...
|
|
|
7536585 |
Method of estimating storage system availability
An embodiment of a method of estimating storage system availability begins with a first step of modeling a storage system design in operation under a workload to determine location of retrieval...
|
|
|
7533314 |
Unit test extender
A unit test extending system and method use a unit test extender engine and a test pattern to extend a unit test written to validate code under test. The unit test has a first function configured...
|
|
|
7533312 |
System and method for testing of electronic circuits
The system and method of the present invention combine multiple tests ( 15 ) into a batch and submit the batch for processing to exercise electronic circuits, for example, a managed network ( 25 )...
|
|
|
7519865 |
Systems and methods for identifying incomplete transactions
In one embodiment, a system and method for identifying incomplete transactions includes identifying termination of a test case run on a processor verification system, examining a pending...
|
|
|
7506311 |
Test tool for application programming interfaces
Methods and apparatus for enabling the framework and the application code associated with an application programming interface (API) to be efficiently and comprehensively tested are disclosed....
|
|
|
7506216 |
System and method of workload-dependent reliability projection and monitoring for microprocessor chips and systems
A system and method for projecting reliability includes a module, such as a chip, which includes workload inputs, which account for activity on the chip. A reliability module interacts with the...
|
|
|
7506211 |
Automated atomic system testing
Atomic testing of a multiplicity of scenarios includes generating a listing of interacting scenarios which are likely to cause a failure, and testing ones of the scenarios not included in the...
|
|
|
7502966 |
Testcase generation via a pool of parameter files
A current parameter file is periodically selected at random from an active pool, and testcases are generated and executed from the current parameter file against a device, where the execution of...
|
|
|
7490326 |
Gathering operational metrics within a grid environment using ghost agents
A method for gathering operational metrics can include the step of identifying a host within a grid environment, wherein the host can be a software object. A ghost agent can be associated with the...
|
|
|
7484124 |
Method and system for fault protection in communication networks, related network and computer program product
A method of providing fault protection of special purpose devices included in at least one communication network and performing respective functions, includes the steps of providing a set of...
|
|
|
7467329 |
Method of estimating storage system reliability
An embodiment of a method of estimating storage system reliability begins with a first step of modeling a storage system design in operation under a workload to determine location of retrieval...
|
|
|
7467065 |
Computer interface for diagnostic meter
A smart interface assembly is provided which enables convenient, instant, and discreet communication between an analytical meter and a computer, the transfer of data from the analytical system,...
|
|
|
7464296 |
System and method for identifying failure candidates in a semiconductor apparatus
A failure candidates identifying system has a tree structure in which input patterns selected from a failure dictionary are set as nodes. The failure candidates identifying system comprises a...
|
|
|
7461296 |
Method to test a software system for technical systems
In a method for testing a software system that operates a technical system including a technical system that is in operation by a customer, an operation model is generated that is based on a...
|
|
|
7454727 |
Method and Apparatus for Solving Sequential Constraints
Relates to automatic conversion of assumption constraints, used in circuit design verification, that model an environment for testing a DUT/DUV, where the assumptions specify sequential behavior....
|
|
|
7454659 |
Distributed systems in test environments
A method, system and computer program product is disclosed for conducting a test in a distributed fashion in a test environment. A host or client may define a test for testing units under test to...
|
|
|
7444574 |
Stimulus extraction and sequence generation for an electric device under test
A method and system that utilizes a graphical interface that enables a user to select and capture building blocks of a Device Under Test (DUT) test scenario from a previously run test case or from...
|
|
|
7440866 |
System and method for validating an input/output voltage of a target system
A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. Being reconfigurable to support an extensive range of...
|
|
|
7434101 |
Highly specialized scenarios in random test generation
Improvements in functional verification of a design are achieved by providing a test template that specifies test parameters directed to a function of the design. An exemption mode of operation is...
|
|
|
7412623 |
State machine simulator for testing computer systems
A method for simulating running a software application having a plurality of processes on a computer system being tested. The method includes providing a number of work daemons on the test system,...
|
|
|
7409591 |
Method and system for managing programs for web service system
A program managing method in a web service system for providing a web service for testing a message which has been changed in response to a change made in interface definition information comprises...
|
|
|
7401259 |
System and method for scenario generation in a distributed system
A system and method may emulate scenarios for testing a distributed system. The distributed system may include a plurality of nodes, each having one or more resources. The system may include a...
|
|
|
7392431 |
Emulation system with peripherals recording emulation frame when stop generated
In-circuit-emulation of an integrated circuit includes a digital data processor capable of executing program instructions. A first debug event is detected during normal program execution. The...
|
|
|
7386763 |
Proactive systemic scheduler for resource limited test systems
An apparatus having a proactive systemic scheduler connected with a network testing system. The scheduler receives a list of tests to be run on the network test system during a testing interval, as...
|
|
|
7380170 |
Testing measurements
Embodiments of the invention include an arbiter facility included in a test script. The arbiter facility includes properties defining a method for evaluating the status of a step or process, a...
|
|
|
7373623 |
Method and apparatus for locating circuit deviations
A system and method for locating circuit deviations or circuit faults in a circuit in respect of a reference circuit. The circuit and the reference circuit are respectively describable by...
|
|
|
7366952 |
Interconnect condition detection using test pattern in idle packets
In some embodiments, a receiver can receive from an interconnect information packets and idle packets, where one or more of the idle packets includes a test pattern. A condition detector can detect...
|
|
|
7366951 |
Method and apparatus for test program generation based on an instruction set description of a processor
A method and apparatus for generating processor test programs using a formal description of the processor's instruction set. An instruction set for a processor is formally described using a...
|
|
|
7366944 |
Increasing software fault tolerance by employing surprise-removal paths
The subject invention relates to systems and methods for automatic recovery from errors in a computing environment. A system is provided to facilitate failure recovery in the computing system. The...
|
|
|
7360116 |
Built-in self test circuit
A built-in self test circuit (BIST circuit) in an LSI includes a verification test pattern generator for generating verification test pattern which is used for verifying the connections in the LSI...
|
|
|
7356443 |
Systems and methods for analyzing the selection of measurements of a communication network
Representative embodiments are directed to systems and methods for analyzing the selection of measurements of events associated with a communications network. In one embodiment, the selection of...
|
|
|
7353159 |
Method for parallel simulation on a single microprocessor using meta-models
The present invention generally relates to hardware development and design, and in particular it relates to a method for simulating hardware. A meta model ( 22 ) is compiled for integrating a...
|
|
|
7316006 |
Embedding keys into test data
A method, apparatus, system, and signal-bearing medium that in an embodiment generate keys based on a number of commands that can be outstanding at a device under test at any one time, embed the...
|
|
|
7308656 |
Method and apparatus for generating a boundary scan description and model
An aspect of the invention relates to a method, apparatus, and computer-readable medium for processing schematic data for an integrated circuit having a boundary scan architecture. A path through...
|
|
|
7299437 |
Method and apparatus for detecting timing exception path and computer product
A selector selects an FF pair (FFs, FFe) in circuit information, a calculator calculates value-capturing condition data at FFe, a divider divides a path set that matches the value-capturing...
|
|
|
7290174 |
Methods and apparatus for generating test instruction sequences
Methods and apparatus are provided for automatically generating instruction sequences for verifying the operation of a processor, such as a central processing unit, a processor core, a graphics...
|
|
|
7287242 |
Efficient re-validation of modified software
An automated software re-testing system for efficiently validating proper operation according to a specification. Regression tests are automatically created in an object-oriented system. The...
|
|
|
7284156 |
Debugging a grid environment using ghost agents
A method for debugging software objects within a grid environment including the step identifying a host, wherein the host is a software object. A ghost agent can be associated with the host. The...
|
|
|
7284154 |
System and method for evaluating usability using virtual user
A usability evaluation processing system and method evaluate usability by simulation for estimating operating interaction between a user and a human interface. The usability evaluation processing...
|
|
|
7281161 |
Communications network with analysis of detected line faults for determining nodes as probable fault sources
A fault management system for an access network forms part of a communications network. In the access network, terminating lines in the form of pairs of wires extend from a local switch through a...
|
|
|
7278056 |
Methods, systems, and media for management of functional verification
Methods, systems and media for management of functional verification of a system are disclosed. One embodiment may be directed to methods, systems and media for management of functional...
|