freepatentsonline.com 141 131 http://www.freepatentsonline.com/index.html http://www.freepatentsonline.com/images/logo.gif freepatentsonline.com: Static information storage and retrieval http://www.freepatentsonline.com/result.html?query_txt=ccl/365%20and%20isd/04/24/2008&usapp=on USPTO Class 365 Static information storage and retrieval en-us Wed Apr 30 17:03:08 EDT 2008 <![CDATA[SENSING A SIGNAL IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT]]> http://www.freepatentsonline.com/20080094876.html April 24, 2008 <![CDATA[FASTER INITIALIZATION OF DRAM MEMORY]]> http://www.freepatentsonline.com/20080094877.html April 24, 2008 <![CDATA[Semiconductor Device]]> http://www.freepatentsonline.com/20080094922.html April 24, 2008 <![CDATA[TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT]]> http://www.freepatentsonline.com/20080094929.html April 24, 2008 <![CDATA[METHODS OF OPERATING A BISTABLE RESISTANCE RANDOM ACCESS MEMORY WITH MULTIPLE MEMORY LAYERS AND MULTILEVEL MEMORY STATES]]> http://www.freepatentsonline.com/20080094875.html April 24, 2008 <![CDATA[Multiple-read resistance-variable memory cell structure and method of sensing a resistance thereof]]> http://www.freepatentsonline.com/20080094874.html April 24, 2008 <![CDATA[MEMORY DEVICE HAVING SELECTIVELY DECOUPLEABLE MEMORY PORTIONS AND METHOD THEREOF]]> http://www.freepatentsonline.com/20080094924.html April 24, 2008 <![CDATA[SEMICONDUCTOR INTEGRATED CIRCUIT]]> http://www.freepatentsonline.com/20080094889.html April 24, 2008 <![CDATA[Bistable Resistance Random Access Memory Structures with Multiple Memory Layers and Multilevel Memory States]]> http://www.freepatentsonline.com/20080094885.html April 24, 2008 <![CDATA[Non-volatile memory device capable of reducing threshold voltage distribution]]> http://www.freepatentsonline.com/20080094923.html April 24, 2008 <![CDATA[NON-VOLATILE MEMORY DEVICE]]> http://www.freepatentsonline.com/20080094882.html April 24, 2008 <![CDATA[Magneto-Resistance Element And Magnetic Random Access Memory]]> http://www.freepatentsonline.com/20080094880.html April 24, 2008 <![CDATA[Portable device for storing private information such as medical, financial or emergency information]]> http://www.freepatentsonline.com/20080094926.html April 24, 2008 <![CDATA[RING OSCILLATOR ROW CIRCUIT FOR EVALUATING MEMORY CELL PERFORMANCE]]> http://www.freepatentsonline.com/20080094878.html April 24, 2008 <![CDATA[MAGNETIC TUNNEL JUNCTION DEVICES AND MAGNETIC RANDOM ACCESS MEMORY]]> http://www.freepatentsonline.com/20080094888.html April 24, 2008 <![CDATA[Semiconductor memory having data line separation switch]]> http://www.freepatentsonline.com/20080094928.html April 24, 2008 <![CDATA[Soft Error Robust Static Random Access Memory Cells]]> http://www.freepatentsonline.com/20080094925.html April 24, 2008 <![CDATA[TEMPERATURE COMPENSATION OF SELECT GATES IN NON-VOLATILE MEMORY]]> http://www.freepatentsonline.com/20080094930.html April 24, 2008 <![CDATA[Magnetic memory]]> http://www.freepatentsonline.com/20080094883.html April 24, 2008 <![CDATA[Semiconductor device using magnetic domain wall movement and method of manufacturing the same]]> http://www.freepatentsonline.com/20080094887.html April 24, 2008 <![CDATA[Hybrid Memory Cell for Spin-Polarized Electron Current Induced Switching and Writing/Reading Process Using Such Memory Cell]]> http://www.freepatentsonline.com/20080094881.html April 24, 2008 <![CDATA[Semiconductor memory device layout comprising high impurity well tap areas for supplying well voltages to NWELLS and PWELLS]]> http://www.freepatentsonline.com/20080094869.html April 24, 2008 <![CDATA[Sequential and video access for non-volatile memory arrays]]> http://www.freepatentsonline.com/20080094871.html April 24, 2008 <![CDATA[Flash memory device with word line discharge unit and data read method thereof]]> http://www.freepatentsonline.com/20080094927.html April 24, 2008 <![CDATA[Reference cell scheme for MRAM]]> http://www.freepatentsonline.com/20080094884.html April 24, 2008 <![CDATA[Semiconductor memory device]]> http://www.freepatentsonline.com/20080094879.html April 24, 2008 <![CDATA[Memory device performing partial refresh operation and method thereof]]> http://www.freepatentsonline.com/20080094931.html April 24, 2008 <![CDATA[TEMPERATURE COMPENSATION OF VOLTAGES OF UNSELECTED WORD LINES IN NON-VOLATILE MEMORY BASED ON WORD LINE POSITION]]> http://www.freepatentsonline.com/20080094908.html April 24, 2008 <![CDATA[Noise resistant small signal sensing circuit for a memory device]]> http://www.freepatentsonline.com/20080094919.html April 24, 2008 <![CDATA[Parallel Threshold Voltage Margin Search for MLC Memory Application]]> http://www.freepatentsonline.com/20080094891.html April 24, 2008 <![CDATA[FLASH MEMORY DEVICE AND PROGRAM METHOD THEREOF]]> http://www.freepatentsonline.com/20080094910.html April 24, 2008 <![CDATA[Semiconductor memory device]]> http://www.freepatentsonline.com/20080094870.html April 24, 2008 <![CDATA[Semiconductor memory device and methods thereof]]> http://www.freepatentsonline.com/20080094932.html April 24, 2008 <![CDATA[Non Volatile Memory RAD-hard (NVM-rh) System]]> http://www.freepatentsonline.com/20080094896.html April 24, 2008 <![CDATA[Memory read control circuit and control method thereof]]> http://www.freepatentsonline.com/20080094918.html April 24, 2008 <![CDATA[Non-volatile semiconductor memory device and method for recovering data in non-volatile semiconductor memory device]]> http://www.freepatentsonline.com/20080094897.html April 24, 2008 <![CDATA[FLASH MEMORY DEVICE OPERATING AT MULTIPLE SPEEDS]]> http://www.freepatentsonline.com/20080094904.html April 24, 2008 <![CDATA[MEMORY DEVICE FOR CONTROLLING CURRENT DURING PROGRAMMING OF MEMORY CELLS]]> http://www.freepatentsonline.com/20080094916.html April 24, 2008 <![CDATA[LOW POWER MULTIPLE BIT SENSE AMPLIFIER]]> http://www.freepatentsonline.com/20080094909.html April 24, 2008 <![CDATA[Method and Apparatus for Non-Volatile Multi-Bit Memory]]> http://www.freepatentsonline.com/20080094873.html April 24, 2008 <![CDATA[FLASH MEMORIES WITH ADAPTIVE REFERENCE VOLTAGES]]> http://www.freepatentsonline.com/20080094907.html April 24, 2008 <![CDATA[METHOD FOR CONTROLLING CURRENT DURING PROGRAMMING OF MEMORY CELLS]]> http://www.freepatentsonline.com/20080094915.html April 24, 2008 <![CDATA[NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE]]> http://www.freepatentsonline.com/20080094898.html April 24, 2008 <![CDATA[Low-power dram and method for driving the same]]> http://www.freepatentsonline.com/20080094933.html April 24, 2008 <![CDATA[VOLTAGE REGULATOR FOR THE PROGRAMMING CIRCUIT OF A MEMORY CELL]]> http://www.freepatentsonline.com/20080094906.html April 24, 2008 <![CDATA[NONVOLATILE SEMICONDUCTOR MEMORY]]> http://www.freepatentsonline.com/20080094900.html April 24, 2008 <![CDATA[Flash memory devices and methods of operating the same]]> http://www.freepatentsonline.com/20080094902.html April 24, 2008 <![CDATA[Nonvolatile memory system and associated programming methods]]> http://www.freepatentsonline.com/20080094893.html April 24, 2008 <![CDATA[METHODS OF RESTORING DATA IN FLASH MEMORY DEVICES AND RELATED FLASH MEMORY DEVICE MEMORY SYSTEMS]]> http://www.freepatentsonline.com/20080094914.html April 24, 2008 <![CDATA[Semiconductor storage device]]> http://www.freepatentsonline.com/20080094921.html April 24, 2008 <![CDATA[NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE]]> http://www.freepatentsonline.com/20080094899.html April 24, 2008 <![CDATA[Non-Volatile Memory With Improved Program-Verify Operations]]> http://www.freepatentsonline.com/20080094911.html April 24, 2008 <![CDATA[Memory card having an information display function using an external light source]]> http://www.freepatentsonline.com/20080093532.html April 24, 2008 <![CDATA[SEMICONDUCTOR MEMORY DEVICE AND DATA WRITE AND READ METHOD THEREOF]]> http://www.freepatentsonline.com/20080094890.html April 24, 2008 <![CDATA[NONVOLATILE SEMICONDUCTOR MEMORY AND MEMORY SYSTEM]]> http://www.freepatentsonline.com/20080094894.html April 24, 2008 <![CDATA[MEMORY DEVICE FOR PROTECTING MEMORY CELLS DURING PROGRAMMING]]> http://www.freepatentsonline.com/20080094913.html April 24, 2008 <![CDATA[Nonvolatile Memory]]> http://www.freepatentsonline.com/20080094905.html April 24, 2008 <![CDATA[MEMORY AND LOW OFFSET CLAMP BIAS CIRCUIT THEREOF]]> http://www.freepatentsonline.com/20080094920.html April 24, 2008 <![CDATA[Flash memory device capable of preventing coupling effect and program method thereof]]> http://www.freepatentsonline.com/20080094901.html April 24, 2008 <![CDATA[NAND FLASH MEMORY]]> http://www.freepatentsonline.com/20080094903.html April 24, 2008 <![CDATA[METHOD FOR PROTECTING MEMORY CELLS DURING PROGRAMMING]]> http://www.freepatentsonline.com/20080094892.html April 24, 2008 <![CDATA[Method of operating a semiconductor memory device having a recessed control gate electrode]]> http://www.freepatentsonline.com/20080094917.html April 24, 2008 <![CDATA[SELECTIVE SLOW PROGRAMMING CONVERGENCE IN A FLASH MEMORY DEVICE]]> http://www.freepatentsonline.com/20080094912.html April 24, 2008 <![CDATA[Method for forming organic layer pattern, organic layer pattern prepared by the same and organic memory devices comprising the pattern]]> http://www.freepatentsonline.com/20080094872.html April 24, 2008 <![CDATA[NON-UNIFORM SWITCHING BASED NON-VOLATILE MAGNETIC BASED MEMORY]]> http://www.freepatentsonline.com/20080094886.html April 24, 2008 <![CDATA[NAND type non-volatile memory device and method of forming the same]]> http://www.freepatentsonline.com/20080093678.html April 24, 2008 <![CDATA[Non-volatile memory device and method of fabricating the same]]> http://www.freepatentsonline.com/20080094895.html April 24, 2008